1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    124,558
Page 1 of 760 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 22778

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Sticky Thread Sticky: IEEE Standard for Standard SystemC® Language Reference Manual

    Started by bassa, 17th January 2012 04:22
    • Replies: 2
    • Views: 28,427
    2nd June 2013, 16:13 Go to last post
  2. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED !!!

    Started by klug, 21st March 2007 21:21
    • Replies: 0
    • Views: 33,320
    21st March 2007, 21:21 Go to last post
  1. Design a system clock monitor in verilog

    Started by bravo1234, 19th November 2019 12:11
    • Replies: 3
    • Views: 223
    20th November 2019, 12:23 Go to last post
  2. Assigning a null array in VHDL

    Started by shaiko, 19th November 2019 14:17
    • Replies: 7
    • Views: 278
    20th November 2019, 08:42 Go to last post
  3. Zynq QSPI Flash - program it without Vivado SDK

    Started by Medea, 18th November 2019 10:39
    • Replies: 0
    • Views: 160
    18th November 2019, 10:39 Go to last post
  4. Data Transfer over long rwisted pair cable

    Started by Port Map, 28th October 2019 13:09
    • Replies: 15
    • Views: 1,081
    16th November 2019, 10:36 Go to last post
  5. readback the firmware Cyclone IV

    Started by Zerox100, 20th October 2019 12:24
    2 Pages
    1 2
    • Replies: 21
    • Views: 1,469
    16th November 2019, 08:37 Go to last post
    • Replies: 1
    • Views: 314
    12th November 2019, 13:09 Go to last post
  6. Fast Arbiters for On-Chip Network Switches

    Started by promach, 9th November 2019 13:18
    • Replies: 0
    • Views: 255
    9th November 2019, 13:18 Go to last post
  7. Learn cryptography/emcryption in VHDL

    Started by sonika111, 6th November 2019 17:50
    • Replies: 1
    • Views: 287
    9th November 2019, 03:32 Go to last post
  8. Remote Flash Programming

    Started by marlapraveen, 7th November 2019 14:07
    • Replies: 0
    • Views: 157
    7th November 2019, 14:07 Go to last post
  9. Moved: SD Card Identification

    Started by Sujeer, 6th November 2019 05:19
    •  
    •  
  10. vhdl problem debug help please

    Started by sonika111, 5th November 2019 16:15
    • Replies: 6
    • Views: 293
    5th November 2019, 16:58 Go to last post
  11. Logic duplication and optimization

    Started by shaiko, 3rd November 2019 02:13
    • Replies: 7
    • Views: 532
    5th November 2019, 11:14 Go to last post
    • Replies: 8
    • Views: 461
    1st November 2019, 21:12 Go to last post
  12. AXI4 VHDL BFM Options

    Started by ptkinzer, 24th October 2019 13:32
    • Replies: 10
    • Views: 682
    1st November 2019, 15:22 Go to last post
  13. Timing constraints using a PLL.

    Started by Pastel, 30th October 2019 02:12
    • Replies: 4
    • Views: 381
    30th October 2019, 17:42 Go to last post
    • Replies: 4
    • Views: 305
    29th October 2019, 16:38 Go to last post
  14. FPGA program has some hard to trace glitches

    Started by Saltwater, 22nd October 2019 12:59
    • Replies: 18
    • Views: 905
    29th October 2019, 11:35 Go to last post
  15. Error (10028): Can't resolve multiple constant drivers

    Started by Pastel, 28th October 2019 09:37
    • Replies: 5
    • Views: 413
    29th October 2019, 09:14 Go to last post
  16. Reduce Net delay in FPGA synthesis?

    Started by Zerox100, 28th October 2019 15:29
    • Replies: 6
    • Views: 328
    28th October 2019, 23:02 Go to last post
    • Replies: 2
    • Views: 268
    23rd October 2019, 23:50 Go to last post
    • Replies: 2
    • Views: 254
    23rd October 2019, 06:45 Go to last post
  17. help please tosimulate this file

    Started by michael 1978, 21st October 2019 19:53
    • Replies: 6
    • Views: 551
    22nd October 2019, 21:17 Go to last post
    • Replies: 4
    • Views: 354
    21st October 2019, 22:48 Go to last post
  18. Open source RGMII Phy core for xilinx microblaze

    Started by aminpix, 21st October 2019 05:38
    • Replies: 0
    • Views: 238
    21st October 2019, 05:38 Go to last post
    • Replies: 5
    • Views: 641
    18th October 2019, 18:48 Go to last post
  19. Miller Decoder State machine

    Started by ejleiss, 17th October 2019 18:43
    • Replies: 0
    • Views: 251
    17th October 2019, 18:43 Go to last post
    • Replies: 2
    • Views: 355
    17th October 2019, 08:38 Go to last post
  20. Hardware implementation of problem

    Started by rrucha, 15th October 2019 17:27
    • Replies: 3
    • Views: 320
    16th October 2019, 01:06 Go to last post