1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    113,407
Page 1 of 749 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 22441

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Sticky Thread Sticky: IEEE Standard for Standard SystemC® Language Reference Manual

    Started by bassa, 17th January 2012 04:22
    • Replies: 2
    • Views: 25,239
    2nd June 2013, 16:13 Go to last post
  2. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED !!!

    Started by klug, 21st March 2007 21:21
    • Replies: 0
    • Views: 30,716
    21st March 2007, 21:21 Go to last post
  1. Verilog Synchronize with External Signal

    Started by groover, Yesterday 21:44
    • Replies: 3
    • Views: 133
    Today, 00:03 Go to last post
    • Replies: 4
    • Views: 192
    Yesterday, 01:19 Go to last post
  2. clocking issues in capturing debug signals in ILA

    Started by Alauddin123, 15th November 2018 06:57
    • Replies: 2
    • Views: 207
    17th November 2018, 01:02 Go to last post
  3. ZYNQ - XADC example ZedBoard or ZYBO

    Started by joniengr, 15th November 2018 16:42
    • Replies: 1
    • Views: 149
    16th November 2018, 10:38 Go to last post
  4. Tracking 'X' in the gate lavel simulation

    Started by filip.amator, 10th November 2018 11:32
    • Replies: 5
    • Views: 245
    14th November 2018, 18:11 Go to last post
  5. Implement I2C in VHDL

    Started by Ironlord, 16th October 2018 07:47
    3 Pages
    1 2 3
    • Replies: 43
    • Views: 1,463
    14th November 2018, 10:42 Go to last post
  6. Design of a PCIe card with USB and Ethernet

    Started by HasHx, 7th November 2018 19:29
    • Replies: 7
    • Views: 497
    14th November 2018, 05:59 Go to last post
  7. [SOLVED] VHDL Aliases advanced usecase of name signment

    Started by wesleytaylor, 6th November 2018 18:01
    • Replies: 6
    • Views: 276
    9th November 2018, 20:00 Go to last post
  8. Initial value depending on the input

    Started by bremenpl, 8th November 2018 08:53
    • Replies: 10
    • Views: 401
    9th November 2018, 09:03 Go to last post
  9. SPI verilog testbench code

    Started by promach, 21st October 2018 16:30
    • Replies: 6
    • Views: 499
    9th November 2018, 04:54 Go to last post
  10. FPGA Module with 12 bit ADC

    Started by joniengr, 8th November 2018 11:34
    • Replies: 5
    • Views: 237
    8th November 2018, 15:45 Go to last post
    • Replies: 2
    • Views: 164
    8th November 2018, 09:31 Go to last post
    • Replies: 1
    • Views: 141
    8th November 2018, 09:01 Go to last post
  11. Entity and component with the same name in VHDL

    Started by shaiko, 6th November 2018 19:19
    • Replies: 5
    • Views: 213
    7th November 2018, 22:04 Go to last post
  12. Started by mehdimolu, 6th November 2018 16:32
    • Replies: 1
    • Views: 174
    7th November 2018, 00:23 Go to last post
    • Replies: 8
    • Views: 415
    6th November 2018, 23:21 Go to last post
    • Replies: 13
    • Views: 411
    6th November 2018, 19:41 Go to last post
  13. [SOLVED] FPGA coding style behavioral vs structural modeling

    Started by eengr, 29th October 2018 12:37
    2 Pages
    1 2
    • Replies: 24
    • Views: 887
    6th November 2018, 14:28 Go to last post
    • Replies: 11
    • Views: 641
    6th November 2018, 01:16 Go to last post
  14. Number of configuration bits used by design in Vivado

    Started by msdarvishi, 5th November 2018 22:22
    • Replies: 1
    • Views: 137
    5th November 2018, 23:40 Go to last post
    • Replies: 3
    • Views: 262
    5th November 2018, 17:06 Go to last post
  15. Lattice MachXO2 EFB library can't not found

    Started by robin0338, 5th November 2018 07:17
    • Replies: 0
    • Views: 95
    5th November 2018, 07:17 Go to last post
    • Replies: 5
    • Views: 358
    3rd November 2018, 22:23 Go to last post
  16. system verilog for loop in always_ff question

    Started by ravichandar, 2nd November 2018 06:58
    • Replies: 3
    • Views: 300
    2nd November 2018, 23:52 Go to last post
  17. reorder queue mechanism

    Started by promach, 18th September 2018 04:33
    • Replies: 9
    • Views: 664
    31st October 2018, 08:14 Go to last post
  18. generating Pure tone Using Codec IC

    Started by kiransbaddi, 30th October 2018 08:00
    • Replies: 4
    • Views: 254
    30th October 2018, 16:21 Go to last post
  19. FPGA ALM or LAB estimated size

    Started by PablodlR, 29th October 2018 13:14
    • Replies: 5
    • Views: 312
    29th October 2018, 19:43 Go to last post
    • Replies: 9
    • Views: 497
    29th October 2018, 14:55 Go to last post
  20. What define an Electronic Engineer?

    Started by TheXeno, 17th October 2018 23:57
    • Replies: 12
    • Views: 632
    28th October 2018, 20:43 Go to last post