1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    119,172
Page 1 of 811 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 24329

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 31,786
    25th March 2007, 08:41 Go to last post
  1. TSMC LVS errors after sealring

    Started by AllenD, Today 08:50
    • Replies: 0
    • Views: 69
    Today, 08:50 Go to last post
    • Replies: 0
    • Views: 107
    Yesterday, 15:36 Go to last post
    • Replies: 0
    • Views: 100
    17th May 2019, 17:23 Go to last post
  2. [SOLVED] Hz vs number of bits

    Started by tahirsengine, 3rd May 2019 11:47
    • Replies: 6
    • Views: 395
    17th May 2019, 06:42 Go to last post
  3. LEC at top level of a SOC

    Started by fragnen, 7th May 2019 14:22
    • Replies: 1
    • Views: 124
    17th May 2019, 06:28 Go to last post
    • Replies: 4
    • Views: 291
    17th May 2019, 05:38 Go to last post
  4. How does Foundry provide different Process Models?

    Started by Wyre, 13th May 2019 09:22
    • Replies: 1
    • Views: 197
    13th May 2019, 16:35 Go to last post
  5. recovery time of sync reset vs. async reset

    Started by stanford, 9th May 2019 02:29
    • Replies: 5
    • Views: 1,963
    9th May 2019, 18:36 Go to last post
  6. TSMC 65nm Calibre dummy insertion tool

    Started by AllenD, 5th May 2019 11:36
    • Replies: 8
    • Views: 2,678
    9th May 2019, 09:26 Go to last post
  7. synthesizing memory as latches

    Started by vyella1, 8th May 2019 17:19
    • Replies: 1
    • Views: 634
    8th May 2019, 18:23 Go to last post
  8. How to create *.mpf in the "middle of work"?

    Started by ldm.eth, 5th May 2019 14:59
    • Replies: 0
    • Views: 79
    5th May 2019, 14:59 Go to last post
  9. How PA/PTPX handle analog macro

    Started by tarkyss, 5th May 2019 10:11
    • Replies: 0
    • Views: 98
    5th May 2019, 10:11 Go to last post
    • Replies: 2
    • Views: 218
    3rd May 2019, 17:13 Go to last post
  10. How to use the verilog obfuscator?

    Started by nagulapatigirireddy, 2nd May 2019 14:54
    • Replies: 3
    • Views: 267
    3rd May 2019, 16:41 Go to last post
  11. DC Optimize Registers message

    Started by mwb, 1st May 2019 17:22
    • Replies: 0
    • Views: 224
    1st May 2019, 17:22 Go to last post
  12. Design Compiler Register Retiming and CDC

    Started by mwb, 24th April 2019 10:48
    • Replies: 2
    • Views: 1,154
    1st May 2019, 17:13 Go to last post
    • Replies: 7
    • Views: 3,747
    1st May 2019, 10:41 Go to last post
  13. Writing ModelSim do files

    Started by tahirsengine, 18th April 2019 07:54
    • Replies: 3
    • Views: 633
    26th April 2019, 15:02 Go to last post
    • Replies: 1
    • Views: 241
    25th April 2019, 06:20 Go to last post
  14. 32x32 Single Cycle Fast Multiplier

    Started by Mr.PAP, 18th April 2019 12:56
    • Replies: 10
    • Views: 6,438
    24th April 2019, 06:25 Go to last post
  15. Synth. area reduced when adding a pipeline register

    Started by oAwad, 22nd April 2019 22:02
    • Replies: 4
    • Views: 1,474
    23rd April 2019, 14:56 Go to last post
  16. priority on two asynch triggered events

    Started by stanford, 18th April 2019 23:50
    • Replies: 13
    • Views: 1,988
    22nd April 2019, 18:14 Go to last post
  17. what $finish will be sythesis to in verilog?

    Started by liletian, 21st April 2019 19:05
    • Replies: 5
    • Views: 307
    22nd April 2019, 15:54 Go to last post
  18. Generated clocks in design compiler

    Started by xdaanx, 20th April 2019 12:52
    • Replies: 0
    • Views: 204
    20th April 2019, 12:52 Go to last post
  19. 6T SRAM read/write current

    Started by Windywast, 18th April 2019 20:30
    • Replies: 2
    • Views: 193
    18th April 2019, 22:03 Go to last post
    • Replies: 3
    • Views: 2,201
    16th April 2019, 18:10 Go to last post
  20. [Verilog] Asynchronous Reset

    Started by EEPuppyPuppy, 15th April 2019 21:13
    • Replies: 5
    • Views: 366
    16th April 2019, 07:58 Go to last post