1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    123,281
Page 1 of 816 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 24470

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 33,031
    25th March 2007, 08:41 Go to last post
  1. What cells are placed around RAM? Why?

    Started by Dan_Yang, 8th October 2019 15:04
    • Replies: 2
    • Views: 409
    17th October 2019, 10:44 Go to last post
    • Replies: 4
    • Views: 511
    14th October 2019, 15:48 Go to last post
  2. How to create parallel TDL patters in tetramax

    Started by Varun124, 13th October 2019 21:26
    • Replies: 0
    • Views: 143
    13th October 2019, 21:26 Go to last post
  3. What is meant by Split CODEC IN DFT ?

    Started by Varun124, 12th October 2019 10:18
    • Replies: 0
    • Views: 148
    12th October 2019, 10:18 Go to last post
    • Replies: 1
    • Views: 373
    11th October 2019, 09:19 Go to last post
    • Replies: 4
    • Views: 436
    10th October 2019, 10:45 Go to last post
    • Replies: 1
    • Views: 171
    9th October 2019, 01:46 Go to last post
  4. Formal verification of AHB bus, arbiter confusion

    Started by Haraldovs, 8th October 2019 07:57
    • Replies: 0
    • Views: 144
    8th October 2019, 07:57 Go to last post
  5. default statement in case

    Started by stanford, 5th October 2019 23:15
    • Replies: 6
    • Views: 519
    7th October 2019, 23:54 Go to last post
  6. Generating chain patterns in tetramax tool

    Started by Varun124, 7th October 2019 16:19
    • Replies: 0
    • Views: 141
    7th October 2019, 16:19 Go to last post
  7. Site row overlapping

    Started by kartikpujari, 2nd October 2019 17:00
    • Replies: 5
    • Views: 578
    5th October 2019, 09:02 Go to last post
  8. How to identify design in terms of track ?

    Started by kartikpujari, 4th October 2019 09:49
    • Replies: 1
    • Views: 198
    4th October 2019, 11:43 Go to last post
  9. [SOLVED] Post place & route netlist simulation is failing although STA is ok

    Started by mifio, 25th September 2019 14:04
    • Replies: 8
    • Views: 584
    2nd October 2019, 06:52 Go to last post
    • Replies: 3
    • Views: 292
    30th September 2019, 20:06 Go to last post
  10. Multiple scan clocks

    Started by Varun124, 28th September 2019 09:06
    • Replies: 1
    • Views: 209
    30th September 2019, 13:57 Go to last post
  11. scan chain inside memory

    Started by fragnen, 13th September 2019 09:19
    • Replies: 12
    • Views: 722
    30th September 2019, 13:52 Go to last post
  12. FAN OUT /FAN IN for Logic Families

    Started by Robotduck, 25th September 2019 20:54
    • Replies: 2
    • Views: 207
    25th September 2019, 23:08 Go to last post
  13. output and input impedance impedance

    Started by zuirgham, 24th September 2019 13:13
    • Replies: 1
    • Views: 228
    25th September 2019, 04:13 Go to last post
    • Replies: 0
    • Views: 190
    23rd September 2019, 13:36 Go to last post
  14. Extracting MOSRA LEVEL 3 Parameters and values

    Started by tanish, 20th September 2019 21:37
    • Replies: 0
    • Views: 256
    20th September 2019, 21:37 Go to last post
  15. Gate Level Simulation

    Started by fragnen, 16th September 2019 10:13
    • Replies: 11
    • Views: 807
    19th September 2019, 15:02 Go to last post
    • Replies: 0
    • Views: 223
    19th September 2019, 02:02 Go to last post
    • Replies: 0
    • Views: 176
    18th September 2019, 14:15 Go to last post
  16. Lockup Latch for DFT purpose

    Started by Varun124, 3rd July 2019 19:34
    • Replies: 8
    • Views: 682
    18th September 2019, 11:46 Go to last post
    • Replies: 5
    • Views: 489
    17th September 2019, 18:33 Go to last post
  17. vcd file generation for netlist

    Started by maru2488, 4th September 2019 07:19
    • Replies: 2
    • Views: 306
    17th September 2019, 12:45 Go to last post
    • Replies: 1
    • Views: 418
    17th September 2019, 11:27 Go to last post
  18. I2C not working properly

    Started by rmachado, 2nd September 2019 14:39
    2 Pages
    1 2
    • Replies: 20
    • Views: 1,335
    14th September 2019, 20:36 Go to last post
  19. Overwrite cell delay.

    Started by Yussef, 11th September 2019 13:46
    • Replies: 4
    • Views: 414
    12th September 2019, 14:04 Go to last post