1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    124,952
Page 1 of 818 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 24517

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 33,410
    25th March 2007, 08:41 Go to last post
  1. Metastabilty and data loss

    Started by sherline123, Yesterday 15:58
    • Replies: 2
    • Views: 100
    Yesterday, 18:41 Go to last post
  2. Timing ARC for Asynchronous Signal

    Started by Varun124, 4th December 2019 21:09
    • Replies: 2
    • Views: 160
    Yesterday, 18:02 Go to last post
    • Replies: 1
    • Views: 97
    Yesterday, 12:39 Go to last post
  3. [SOLVED] Why remove scan chain before the placement?

    Started by akhil_psm, 2nd December 2019 17:42
    • Replies: 3
    • Views: 219
    4th December 2019, 08:11 Go to last post
  4. Creating Power ring around macros

    Started by blue1, 3rd December 2019 09:05
    • Replies: 1
    • Views: 89
    3rd December 2019, 10:58 Go to last post
  5. MBIST DONE & GO failing conditions

    Started by vipul982, 6th November 2019 14:13
    • Replies: 2
    • Views: 344
    3rd December 2019, 09:29 Go to last post
  6. Leakge current in low Vt cells

    Started by riti, 2nd December 2019 21:06
    • Replies: 2
    • Views: 164
    3rd December 2019, 08:06 Go to last post
  7. ATPG stuff, tell me what you think

    Started by firewireblue, 30th November 2019 00:04
    • Replies: 3
    • Views: 252
    2nd December 2019, 10:19 Go to last post
    • Replies: 2
    • Views: 233
    2nd December 2019, 10:17 Go to last post
    • Replies: 2
    • Views: 475
    2nd December 2019, 10:15 Go to last post
  8. DDR4 SDRAM test signal is abnormal

    Started by williamli186, 27th November 2019 12:03
    • Replies: 0
    • Views: 229
    27th November 2019, 12:03 Go to last post
  9. Use of Cascaded dividers in the Design

    Started by Varun124, 27th November 2019 06:57
    • Replies: 0
    • Views: 328
    27th November 2019, 06:57 Go to last post
  10. Using a BFM in system verification code.

    Started by dipk11, 15th November 2019 07:49
    • Replies: 7
    • Views: 542
    26th November 2019, 07:34 Go to last post
  11. Clock divider circuit

    Started by promach, 24th November 2019 05:39
    • Replies: 2
    • Views: 348
    25th November 2019, 12:04 Go to last post
    • Replies: 1
    • Views: 255
    25th November 2019, 08:44 Go to last post
  12. Why CTS in physical design?

    Started by Dan_Yang, 24th November 2019 16:09
    • Replies: 1
    • Views: 238
    25th November 2019, 08:43 Go to last post
    • Replies: 5
    • Views: 475
    22nd November 2019, 10:18 Go to last post
  13. [moved] How to detect the faulty flop in scan chain

    Started by Sunilverma03, 21st November 2019 05:33
    • Replies: 0
    • Views: 212
    21st November 2019, 05:33 Go to last post
    • Replies: 2
    • Views: 264
    21st November 2019, 03:36 Go to last post
  14. SystemVerilog Interface signal assignment

    Started by ghertz, 18th November 2019 17:30
    • Replies: 2
    • Views: 239
    18th November 2019, 23:46 Go to last post
    • Replies: 2
    • Views: 244
    18th November 2019, 23:09 Go to last post
  15. DFT Visualizer Data View

    Started by Vignesh_J, 15th November 2019 13:24
    • Replies: 2
    • Views: 311
    18th November 2019, 08:03 Go to last post
  16. How to find the operating frequency for an ASIC?

    Started by daskk62, 17th November 2019 19:18
    • Replies: 2
    • Views: 217
    17th November 2019, 22:51 Go to last post
  17. How to generate sine wave using Verilog?

    Started by h_upadhyay, 9th November 2019 06:59
    • Replies: 9
    • Views: 723
    16th November 2019, 15:03 Go to last post
  18. max_transition Violation

    Started by vyella1, 13th November 2019 22:17
    • Replies: 1
    • Views: 261
    14th November 2019, 13:29 Go to last post
  19. Synopsys DC: Tracing clock path

    Started by vaibhava, 13th November 2019 08:36
    • Replies: 1
    • Views: 149
    14th November 2019, 13:27 Go to last post
  20. What are the meaings of the following Calibre warnings

    Started by aditya1579, 13th November 2019 03:44
    • Replies: 2
    • Views: 242
    14th November 2019, 13:25 Go to last post
  21. DFT parallel pattern simulation mismatch analysis

    Started by Vignesh_J, 13th November 2019 13:33
    • Replies: 1
    • Views: 169
    14th November 2019, 04:34 Go to last post
    • Replies: 4
    • Views: 517
    13th November 2019, 09:46 Go to last post