1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    118,609
Page 1 of 811 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 24313

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 31,656
    25th March 2007, 08:41 Go to last post
    • Replies: 1
    • Views: 177
    Yesterday, 06:20 Go to last post
  1. Design Compiler Register Retiming and CDC

    Started by mwb, 24th April 2019 10:48
    • Replies: 1
    • Views: 93
    24th April 2019, 13:30 Go to last post
  2. 32x32 Single Cycle Fast Multiplier

    Started by Mr.PAP, 18th April 2019 12:56
    • Replies: 10
    • Views: 1,535
    24th April 2019, 06:25 Go to last post
    •  
    •  
  3. Synth. area reduced when adding a pipeline register

    Started by oAwad, 22nd April 2019 22:02
    • Replies: 4
    • Views: 304
    23rd April 2019, 14:56 Go to last post
  4. priority on two asynch triggered events

    Started by stanford, 18th April 2019 23:50
    • Replies: 13
    • Views: 1,015
    22nd April 2019, 18:14 Go to last post
  5. what $finish will be sythesis to in verilog?

    Started by liletian, 21st April 2019 19:05
    • Replies: 5
    • Views: 204
    22nd April 2019, 15:54 Go to last post
  6. Generated clocks in design compiler

    Started by xdaanx, 20th April 2019 12:52
    • Replies: 0
    • Views: 146
    20th April 2019, 12:52 Go to last post
  7. 6T SRAM read/write current

    Started by Windywast, 18th April 2019 20:30
    • Replies: 2
    • Views: 125
    18th April 2019, 22:03 Go to last post
  8. Writing ModelSim do files

    Started by tahirsengine, 18th April 2019 07:54
    • Replies: 1
    • Views: 194
    18th April 2019, 10:55 Go to last post
    • Replies: 3
    • Views: 1,005
    16th April 2019, 18:10 Go to last post
  9. [Verilog] Asynchronous Reset

    Started by EEPuppyPuppy, 15th April 2019 21:13
    • Replies: 5
    • Views: 285
    16th April 2019, 07:58 Go to last post
  10. Test and dft logic verification in flow and the lec

    Started by fragnen, 12th April 2019 14:14
    • Replies: 1
    • Views: 122
    12th April 2019, 16:53 Go to last post
  11. DFT pins disabled during LEC

    Started by fragnen, 12th April 2019 14:41
    • Replies: 0
    • Views: 112
    12th April 2019, 14:41 Go to last post
  12. Reset during lec between rtl and synthesized netlist

    Started by fragnen, 12th April 2019 14:12
    • Replies: 1
    • Views: 392
    12th April 2019, 14:30 Go to last post
  13. Single SPI SS to control multiple devices

    Started by tahirsengine, 12th April 2019 08:07
    • Replies: 1
    • Views: 202
    12th April 2019, 08:25 Go to last post
  14. [SOLVED] [moved] Parameterized Module in Design Compiler

    Started by blindscience, 10th April 2019 18:49
    • Replies: 1
    • Views: 159
    10th April 2019, 22:17 Go to last post
    • Replies: 0
    • Views: 168
    8th April 2019, 08:49 Go to last post
  15. Hierarchical and Flat LEC

    Started by fragnen, 5th April 2019 08:37
    • Replies: 0
    • Views: 280
    5th April 2019, 08:37 Go to last post
    • Replies: 0
    • Views: 164
    4th April 2019, 22:53 Go to last post
  16. Handling LEC for multibit flipflop

    Started by fragnen, 3rd April 2019 14:47
    • Replies: 0
    • Views: 291
    3rd April 2019, 14:47 Go to last post
  17. Digital on top mixed signal design

    Started by Alexxk, 2nd April 2019 14:41
    • Replies: 1
    • Views: 589
    2nd April 2019, 18:24 Go to last post
  18. Verdi dump wave compatibility setting

    Started by luoyanghero, 2nd April 2019 07:26
    • Replies: 0
    • Views: 139
    2nd April 2019, 07:26 Go to last post
  19. Test vector patterns in LEC

    Started by Fati_hv, 20th February 2019 09:40
    • Replies: 1
    • Views: 347
    1st April 2019, 09:38 Go to last post
  20. Three-state buffer cell characterization

    Started by dr_kca, 29th March 2019 08:57
    • Replies: 0
    • Views: 169
    29th March 2019, 08:57 Go to last post
    • Replies: 16
    • Views: 1,811
    28th March 2019, 09:27 Go to last post
  21. How does Primetime work?

    Started by badari259, 27th March 2019 14:59
    • Replies: 1
    • Views: 212
    27th March 2019, 16:40 Go to last post