1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    113,448
Page 1 of 807 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 24206

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 30,704
    klug
    25th March 2007, 08:41 Go to last post

  1. Repeated setting default values in case statement in Verilog?

    Started by stanford, Today 01:03
    • Replies: 1
    • Views: 75
    dave_59
    Today, 05:54 Go to last post

  2. Pico second precision up counter

    Started by npsnpsnps, 14th November 2018 12:21
    • Replies: 9
    • Views: 485
    BradtheRad
    Yesterday, 05:47 Go to last post

  3. I have a Micro Code design assignment, how to proceed?

    Started by kaushikrvs, 17th November 2018 20:51
    • Replies: 1
    • Views: 266
    ThisIsNotSam
    18th November 2018, 15:51 Go to last post

  4. What are the normal tricks to closing time in rc and encounter?

    Started by liletian, 13th November 2018 18:56
    • Replies: 1
    • Views: 182
    ThisIsNotSam
    15th November 2018, 03:17 Go to last post

  5. How does variable bit shift operation get synthesize in hw?

    Started by stanford, 14th November 2018 04:37
    • Replies: 1
    • Views: 195
    FvM
    14th November 2018, 09:05 Go to last post

  6. Ringing between pads and digital inputs?

    Started by Alexxk, 13th November 2018 08:28
    • Replies: 4
    • Views: 200
    dick_freebird
    13th November 2018, 18:50 Go to last post

  7. What does this mean in standard cell library?

    Started by liletian, 13th November 2018 07:14
    • Replies: 1
    • Views: 123
    oratie
    13th November 2018, 08:32 Go to last post

  8. Prime Time power estimation whith .spef file

    Started by jmaileh.b, 12th November 2018 08:00
    • Replies: 0
    • Views: 131
    jmaileh.b
    12th November 2018, 08:00 Go to last post

  9. Dynamic IR drop analysis

    Started by ajayg0880, 8th September 2018 07:25
    • Replies: 5
    • Views: 519
    kumar_eee
    10th November 2018, 17:51 Go to last post

  10. How do I synthesize an inout port using DC?

    Started by kos8108, 27th August 2018 14:55
    • Replies: 1
    • Views: 231
    TonyLS
    9th November 2018, 21:41 Go to last post

  11. Logic Path Activation Probability Depending on Input Data Pattern

    Started by ranaya, 9th November 2018 12:12
    • Replies: 1
    • Views: 212
    ThisIsNotSam
    9th November 2018, 15:22 Go to last post

  12. what is the usage of the port in the fpga?

    Started by liletian, 28th August 2018 19:12
    • Replies: 4
    • Views: 362
    dpaul
    9th November 2018, 10:26 Go to last post

  13. CUVMUR error for VHDL code and Verilog testbench

    Started by shreyakishore, 6th November 2018 21:22
    5 Attachment(s)
    • Replies: 3
    • Views: 194
    FvM
    8th November 2018, 08:35 Go to last post

  14. SiliconSmart set_config_opt for individual bus pins

    Started by jiminization, 8th November 2018 07:21
    • Replies: 0
    • Views: 81
    jiminization
    8th November 2018, 07:21 Go to last post

  15. What does this mean in RC?

    Started by liletian, 6th November 2018 01:17
    • Replies: 6
    • Views: 371
    liletian
    7th November 2018, 23:46 Go to last post

  16. Design Compiler Command Needed

    Started by aditya1579, 28th August 2018 03:02
    • Replies: 3
    • Views: 343
    TonyLS
    6th November 2018, 22:32 Go to last post

  17. Bottom up synthesis using dc compiler

    Started by IngleA, 23rd October 2018 18:45
    2 Attachment(s)
    • Replies: 1
    • Views: 162
    TonyLS
    6th November 2018, 22:25 Go to last post

  18. SiliconSmart Multi-Bit definition

    Started by jiminization, 6th November 2018 12:00
    • Replies: 0
    • Views: 94
    jiminization
    6th November 2018, 12:00 Go to last post

  19. How to fix setup timing violations for a design with high speed clock?

    Started by kurax, 31st October 2018 13:45
    • Replies: 6
    • Views: 348
    ThisIsNotSam
    5th November 2018, 21:30 Go to last post

  20. [SOLVED] Parasitic Extraction for New Standard Cells

    Started by ranaya, 5th November 2018 10:23
    • Replies: 0
    • Views: 134
    ranaya
    5th November 2018, 10:23 Go to last post

  21. SiliconSmart clock gating cells

    Started by jiminization, 5th November 2018 04:51
    • Replies: 0
    • Views: 94
    jiminization
    5th November 2018, 04:51 Go to last post

  22. What are the port in the digital design?

    Started by liletian, 3rd November 2018 03:09
    • Replies: 2
    • Views: 295
    timof
    4th November 2018, 01:57 Go to last post

  23. Bencmakrak Circuits - Verilog Netlis

    Started by frasheed, 3rd November 2018 15:23
    • Replies: 3
    • Views: 196
    dave_59
    3rd November 2018, 19:19 Go to last post

  24. Which is more susceptible to variation, HVT or LVT?

    Started by kyon_lee, 2nd November 2018 00:52
    • Replies: 2
    • Views: 197
    dick_freebird
    2nd November 2018, 17:34 Go to last post

  25. port CLASS BUMP in output LEF

    Started by alphus, 29th October 2018 11:18
    • Replies: 5
    • Views: 278
    ThisIsNotSam
    2nd November 2018, 14:22 Go to last post

  26. [SOLVED] How to define SDC constraints for two clock domains fed by single source?

    Started by Pramod_B, 31st October 2018 07:44
    1 Attachment(s)
    • Replies: 15
    • Views: 576
    dpaul
    2nd November 2018, 10:43 Go to last post

  27. Converting Synopsys SAED32nm EDK .tf file into .lef file

    Started by dlvalencia, 31st October 2018 19:53
    • Replies: 3
    • Views: 216
    ThisIsNotSam
    2nd November 2018, 00:34 Go to last post

  28. Static & Dynamic IR analysis operating conditions

    Started by sdbot, 23rd September 2018 23:55
    • Replies: 4
    • Views: 437
    kayexu
    1st November 2018, 16:47 Go to last post

  29. SiliconSmart Import Errors

    Started by jiminization, 30th October 2018 10:17
    • Replies: 1
    • Views: 157
    ThisIsNotSam
    31st October 2018, 15:38 Go to last post

  30. Layers for blocking metal auto fill in TSMC

    Started by Potatoze, 30th October 2018 23:15
    • Replies: 2
    • Views: 188
    ThisIsNotSam
    31st October 2018, 15:31 Go to last post
Powered by vBulletin™
Copyright © 2017 vBulletin Solutions, Inc. All rights reserved.