1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    122,665
Page 1 of 816 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 24453

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 32,828
    klug
    25th March 2007, 08:41 Go to last post

  1. EBD file simulation in cadence virtuoso ADE simulation with Spectre

    Started by kenambo, Today 13:36
    • Replies: 0
    • Views: 51
    kenambo
    Today, 13:36 Go to last post

  2. Extracting MOSRA LEVEL 3 Parameters and values

    Started by tanish, 20th September 2019 21:37
    • Replies: 0
    • Views: 160
    tanish
    20th September 2019, 21:37 Go to last post

  3. scan chain inside memory

    Started by fragnen, 13th September 2019 09:19
    • Replies: 10
    • Views: 365
    ThisIsNotSam
    20th September 2019, 08:33 Go to last post

  4. Gate Level Simulation

    Started by fragnen, 16th September 2019 10:13
    • Replies: 11
    • Views: 484
    ThisIsNotSam
    19th September 2019, 15:02 Go to last post

  5. Error to run simv when using VCS to simulate both Verilog and Vhdl

    Started by wbr, 19th September 2019 02:02
    1 Attachment(s)
    • Replies: 0
    • Views: 146
    wbr
    19th September 2019, 02:02 Go to last post

  6. P10 DMD-2PANEL-CCS C-18F2520__why ended up each panel individually while scrolling

    Started by saramah, 18th September 2019 14:06
    1 Attachment(s)
    • Replies: 0
    • Views: 109
    saramah
    18th September 2019, 14:15 Go to last post

  7. Lockup Latch for DFT purpose

    Started by Varun124, 3rd July 2019 19:34
    • Replies: 8
    • Views: 496
    vijay82
    18th September 2019, 11:46 Go to last post

  8. Problem adding reset to master slave D-FF for phase detector

    Started by yefj, 13th September 2019 12:46
    12 Attachment(s)
    • Replies: 5
    • Views: 339
    FvM
    17th September 2019, 18:33 Go to last post

  9. vcd file generation for netlist

    Started by maru2488, 4th September 2019 07:19
    • Replies: 2
    • Views: 214
    vipul982
    17th September 2019, 12:45 Go to last post

  10. The collection of VLSI/ASIC logic design interview questions

    Started by vlsifaq, 23rd August 2019 14:51
    • Replies: 1
    • Views: 317
    vlsifaq
    17th September 2019, 11:27 Go to last post

  11. I2C not working properly

    Started by rmachado, 2nd September 2019 14:39
    2 Pages •
    1 2
    7 Attachment(s)
    • Replies: 20
    • Views: 1,015
    vGoodtimes
    14th September 2019, 20:36 Go to last post

  12. Overwrite cell delay.

    Started by Yussef, 11th September 2019 13:46
    • Replies: 4
    • Views: 284
    Yussef
    12th September 2019, 14:04 Go to last post

  13. How to fix errors in lint summary (check_timing_intent) during synthesis in Genus?

    Started by asic_architect, 8th September 2019 04:25
    • Replies: 3
    • Views: 350
    ThisIsNotSam
    9th September 2019, 08:37 Go to last post

  14. How do I reduce power at synthesis stage? I cant use UPF, Clock gating or retiming.

    Started by asic_architect, 31st August 2019 23:13
    • Replies: 10
    • Views: 594
    ThisIsNotSam
    8th September 2019, 07:48 Go to last post

  15. SAIF file generation in VCS tool

    Started by maru2488, 6th September 2019 10:23
    • Replies: 0
    • Views: 212
    maru2488
    6th September 2019, 10:23 Go to last post

  16. Trends and Relationships with Threshold Voltages and Liberty Files

    Started by janthonym, 5th September 2019 21:13
    • Replies: 1
    • Views: 249
    ThisIsNotSam
    6th September 2019, 06:55 Go to last post

  17. Inducing delays in WGL files

    Started by tahirsengine, 5th September 2019 14:17
    • Replies: 0
    • Views: 190
    tahirsengine
    5th September 2019, 14:17 Go to last post

  18. Warnings in nano route in innovus

    Started by Chinmaye, 5th September 2019 11:18
    • Replies: 1
    • Views: 173
    ThisIsNotSam
    5th September 2019, 12:06 Go to last post

  19. DFT- Circuit Netlist

    Started by avinashkumar, 1st September 2019 15:57
    • Replies: 2
    • Views: 369
    avinashkumar
    5th September 2019, 03:53 Go to last post

  20. Using multilayer AHB-Lite

    Started by Haraldovs, 3rd September 2019 11:27
    • Replies: 3
    • Views: 292
    dpaul
    4th September 2019, 08:23 Go to last post

  21. large slack (Reg2Reg) after placement (IC Compiler & Physical design)

    Started by Dan_Yang, 2nd September 2019 16:30
    • Replies: 3
    • Views: 443
    ThisIsNotSam
    4th September 2019, 07:26 Go to last post

  22. Different ways of reading design in ICC

    Started by Dan_Yang, 2nd September 2019 16:14
    • Replies: 2
    • Views: 222
    Dan_Yang
    3rd September 2019, 14:45 Go to last post

  23. Time Constraints in Placement

    Started by Dan_Yang, 2nd September 2019 16:19
    • Replies: 2
    • Views: 289
    ThisIsNotSam
    3rd September 2019, 12:07 Go to last post

  24. SRAM1RW512x32 module for PULPino microprocessor

    Started by Abdo_Mgdy, 1st September 2019 10:05
    • Replies: 0
    • Views: 144
    Abdo_Mgdy
    1st September 2019, 10:05 Go to last post

  25. Difference between mebes & Job Deck

    Started by RohithRaj, 31st August 2019 17:02
    • Replies: 0
    • Views: 164
    RohithRaj
    31st August 2019, 17:02 Go to last post

  26. [moved] Adding lockup latches manually in Cadence Encounter

    Started by Abdo_Mgdy, 27th August 2019 13:37
    • Replies: 3
    • Views: 315
    ThisIsNotSam
    31st August 2019, 08:19 Go to last post

  27. [SOLVED] [moved] Routing signal like clock tree in Cadence Encounter

    Started by Abdo_Mgdy, 27th August 2019 13:40
    • Replies: 3
    • Views: 313
    ThisIsNotSam
    31st August 2019, 08:18 Go to last post

  28. power analysis using synopsys DC compiler

    Started by avishek_sinha_roy, 28th August 2019 19:03
    • Replies: 5
    • Views: 408
    avishek_sinha_roy
    30th August 2019, 11:54 Go to last post

  29. Beginning and end of a time step

    Started by stanford, 22nd August 2019 02:59
    • Replies: 11
    • Views: 802
    dave_59
    29th August 2019, 07:29 Go to last post

  30. Verifying Large ASIC

    Started by khtsoi, 26th August 2019 14:55
    • Replies: 6
    • Views: 620
    ThisIsNotSam
    28th August 2019, 07:58 Go to last post
Powered by vBulletin™
Copyright © 2017 vBulletin Solutions, Inc. All rights reserved.