1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    129,537
Page 1 of 821 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 24601

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 36,740
    klug
    25th March 2007, 08:41 Go to last post

  1. How to trace the original of netlist gates back to the original RTL description

    Started by noureddine-as, Yesterday 16:42
    • Replies: 2
    • Views: 209
    noureddine-as
    Yesterday, 21:38 Go to last post

  2. INTEST, EXTEST and BYPASS modes without wrapper in DFT

    Started by mona_patel, Yesterday 05:54
    • Replies: 4
    • Views: 173
    mona_patel
    Yesterday, 10:33 Go to last post

  3. How to estimate power consumption at the IP design level?

    Started by luoyanghero, 27th March 2020 03:38
    • Replies: 4
    • Views: 376
    luoyanghero
    Yesterday, 07:35 Go to last post

  4. [SOLVED] DFT DRC - Clock connected to primary output (Design Compiler C17)

    Started by tchisholmuk, 31st March 2020 11:04
    • Replies: 4
    • Views: 252
    tchisholmuk
    1st April 2020, 11:04 Go to last post

  5. SDF file backannotation problem: "Instance X does not have a generic named Y"

    Started by noureddine-as, 31st March 2020 18:52
    • Replies: 0
    • Views: 158
    noureddine-as
    31st March 2020, 18:52 Go to last post

  6. Conflict between two axi masters.

    Started by hcu, 30th March 2020 06:04
    • Replies: 5
    • Views: 319
    hcu
    31st March 2020, 11:21 Go to last post

  7. How to parallel process foreach_in_collection in ICC?

    Started by pradeep5344, 29th March 2020 08:57
    • Replies: 2
    • Views: 225
    pradeep5344
    30th March 2020, 04:08 Go to last post

  8. How to write patterns to multiple files - Cadence ATPG

    Started by srirao, 30th March 2020 01:54
    • Replies: 0
    • Views: 198
    srirao
    30th March 2020, 01:54 Go to last post

  9. How to write a top-level DEF file/hierarchical DEF files

    Started by rhilai, 29th March 2020 11:23
    • Replies: 1
    • Views: 182
    ThisIsNotSam
    29th March 2020, 15:44 Go to last post

  10. UPF for low power design in DC/ICC2

    Started by riti, 24th March 2020 17:55
    • Replies: 3
    • Views: 586
    riti
    27th March 2020, 12:51 Go to last post

  11. [SOLVED] How to evaluate the energy of an arithmetic operation

    Started by noureddine-as, 20th March 2020 14:46
    • Replies: 3
    • Views: 375
    noureddine-as
    26th March 2020, 16:04 Go to last post

  12. Latency and skew of clock tree

    Started by riti, 19th March 2020 17:34
    • Replies: 5
    • Views: 492
    ThisIsNotSam
    21st March 2020, 10:12 Go to last post

  13. [SOLVED] Low power optimization problem in competitive vendor economics ?

    Started by BeckettColt, 19th March 2020 10:31
    • Replies: 2
    • Views: 311
    BeckettColt
    21st March 2020, 06:16 Go to last post

  14. [SOLVED] How to automate the maximum frequency estimation

    Started by noureddine-as, 20th March 2020 03:07
    • Replies: 4
    • Views: 345
    noureddine-as
    20th March 2020, 14:29 Go to last post

  15. Max Overdrive Supply Voltage in SoC 5nmFinFet

    Started by Mister_hass, 19th March 2020 20:53
    • Replies: 3
    • Views: 273
    ThisIsNotSam
    20th March 2020, 08:30 Go to last post

  16. LTspice and Electric – (VLSI) - Simulation error

    Started by lufer17, 14th March 2020 13:54
    2 Attachment(s)
    • Replies: 2
    • Views: 280
    lufer17
    18th March 2020, 12:39 Go to last post

  17. Troubles with TetraMAX test patterns

    Started by TelpDmtr, 11th March 2020 10:59
    7 Attachment(s)
    • Replies: 7
    • Views: 646
    kungchuking
    17th March 2020, 04:47 Go to last post

  18. [SOLVED] How to check un-clocked flops and how to trace the source point for the problem ?

    Started by purushotham.vlsi, 12th March 2020 10:51
    • Replies: 12
    • Views: 805
    FvM
    15th March 2020, 12:33 Go to last post

  19. PrimeTime provides different Power analysis results for FSDB vs. VCD files

    Started by noureddine-as, 13th March 2020 17:10
    • Replies: 0
    • Views: 237
    noureddine-as
    13th March 2020, 17:10 Go to last post

  20. two test case clock gating check circuit & clock divide generation circiut

    Started by kumarprakash1980, 13th March 2020 14:21
    • Replies: 1
    • Views: 170
    dpaul
    13th March 2020, 14:47 Go to last post

  21. Regarding synthesis of HDLs

    Started by garvind25, 26th December 2019 10:33
    • Replies: 5
    • Views: 908
    uditkumar1983
    12th March 2020, 10:40 Go to last post

  22. [SOLVED] CDC RTL Simulation vs non-CDC RTL Simulation

    Started by kungchuking, 31st December 2019 16:05
    • Replies: 3
    • Views: 742
    uditkumar1983
    12th March 2020, 10:33 Go to last post

  23. Best Books for Learning Synopsys ASIC Tools and Cadence ASIC Tools

    Started by Puppet123, 12th March 2020 07:07
    • Replies: 1
    • Views: 259
    dpaul
    12th March 2020, 10:11 Go to last post

  24. Finding an IP Power Analysis Tool

    Started by luoyanghero, 3rd March 2020 03:02
    • Replies: 3
    • Views: 344
    uditkumar1983
    12th March 2020, 10:05 Go to last post

  25. Electric VLSI Design System - SEQUENTIAL COMMAND

    Started by lufer17, 12th March 2020 02:01
    • Replies: 0
    • Views: 322
    lufer17
    12th March 2020, 02:01 Go to last post

  26. Verdi GUI addsignal command line option

    Started by sandeepj, 7th March 2020 16:51
    3 Attachment(s)
    • Replies: 1
    • Views: 275
    kungchuking
    10th March 2020, 14:01 Go to last post

  27. RTL design (system/Verilog) for Linked list with buffer/SRAM storage

    Started by sandeepj, 7th March 2020 17:01
    • Replies: 0
    • Views: 487
    sandeepj
    7th March 2020, 17:01 Go to last post

  28. Results for hierarchical LVS

    Started by aditya1579, 4th March 2020 12:54
    • Replies: 1
    • Views: 306
    Prashanthanilm
    7th March 2020, 11:16 Go to last post

  29. Is .CDL netlist format proprietary to Cadence? Where can I find its syntax manual?

    Started by majd229, 6th March 2020 20:20
    • Replies: 0
    • Views: 259
    majd229
    6th March 2020, 20:20 Go to last post

  30. How to display ASCII state when simulating one-hot encoding FSM ?

    Started by lx1019, 5th March 2020 15:38
    • Replies: 2
    • Views: 348
    ThisIsNotSam
    6th March 2020, 09:17 Go to last post
Powered by vBulletin™
Copyright © 2017 vBulletin Solutions, Inc. All rights reserved.