1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    111,032
Page 1 of 805 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 24139

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 30,567
    25th March 2007, 08:41 Go to last post
  1. Query about Logical Efoort

    Started by kaushikrvs, Today 06:23
    • Replies: 0
    • Views: 18
    Today, 06:23 Go to last post
    • Replies: 0
    • Views: 59
    Yesterday, 23:55 Go to last post
  2. [LEC] Why needed in ASIC flow?

    Started by ivlsi, 23rd August 2018 19:16
    • Replies: 11
    • Views: 650
    Yesterday, 08:39 Go to last post
  3. Endcap and Decap Usage in P&R

    Started by ranaya, 12th September 2018 14:53
    • Replies: 5
    • Views: 191
    Yesterday, 04:28 Go to last post
  4. How to use Synopsys saed 28/32 technology file

    Started by jcll, 10th September 2018 19:33
    • Replies: 3
    • Views: 124
    Yesterday, 04:16 Go to last post
  5. Timing Checks in primetime

    Started by kishoresai1996, 27th August 2018 10:39
    • Replies: 5
    • Views: 257
    Yesterday, 04:14 Go to last post
    • Replies: 4
    • Views: 680
    Yesterday, 04:10 Go to last post
  6. Dynamic IR drop analysis

    Started by ajayg0880, 8th September 2018 07:25
    • Replies: 3
    • Views: 182
    Yesterday, 04:06 Go to last post
  7. How to comment out part of a DEF file?

    Started by ttxs, 6th March 2018 06:20
    • Replies: 3
    • Views: 594
    22nd September 2018, 17:26 Go to last post
  8. Query regarding Physical design flow

    Started by ajayg0880, 8th September 2018 07:28
    • Replies: 2
    • Views: 130
    22nd September 2018, 17:17 Go to last post
    • Replies: 2
    • Views: 392
    22nd September 2018, 17:07 Go to last post
  9. Timing Budgeting between Blocks

    Started by GDesign, 19th September 2018 12:08
    • Replies: 8
    • Views: 253
    22nd September 2018, 16:37 Go to last post
  10. Asynchronous assertion and synchronous deassertion of reset

    Started by elegz, 21st September 2018 12:04
    • Replies: 2
    • Views: 131
    22nd September 2018, 09:21 Go to last post
  11. Using Synopsys Astro tdf file in IC Compiler

    Started by ryu_hayabusa, 26th August 2018 08:48
    • Replies: 1
    • Views: 225
    21st September 2018, 01:46 Go to last post
    • Replies: 1
    • Views: 102
    19th September 2018, 15:44 Go to last post
    • Replies: 2
    • Views: 144
    18th September 2018, 17:54 Go to last post
    • Replies: 6
    • Views: 242
    18th September 2018, 13:05 Go to last post
  12. How crosstalk is reduced by shield net ??

    Started by tejthammic, 17th September 2018 15:26
    • Replies: 1
    • Views: 150
    17th September 2018, 18:10 Go to last post
  13. Regarding MTech thesis topic in Verilog in frontend

    Started by edeepak93, 16th September 2018 12:54
    • Replies: 1
    • Views: 152
    16th September 2018, 14:22 Go to last post
  14. Characterizing cells with verilog-A models for components

    Started by frasheed, 15th September 2018 15:00
    • Replies: 1
    • Views: 156
    15th September 2018, 17:41 Go to last post
  15. Innovus (SoC Encounter) Post Layout Power Estimation

    Started by ranaya, 13th September 2018 10:47
    • Replies: 5
    • Views: 238
    14th September 2018, 16:07 Go to last post
  16. Tools for DFT (SCAN insertion and ATPG)

    Started by kimthanhvu178, 13th September 2018 09:06
    • Replies: 0
    • Views: 80
    13th September 2018, 09:06 Go to last post
  17. .lib internal_power question

    Started by hznichol, 13th September 2018 02:20
    • Replies: 1
    • Views: 131
    13th September 2018, 06:59 Go to last post
    • Replies: 7
    • Views: 463
    10th September 2018, 21:34 Go to last post
  18. why does power no longer scale with technology?

    Started by kaushikrvs, 9th September 2018 23:14
    • Replies: 3
    • Views: 244
    10th September 2018, 17:44 Go to last post
    • Replies: 1
    • Views: 147
    8th September 2018, 16:00 Go to last post
  19. Different types of pads in VLSI?

    Started by maniroop, 6th September 2018 06:17
    • Replies: 1
    • Views: 248
    6th September 2018, 13:29 Go to last post
  20. What does this assignment mean?

    Started by rmk423, 3rd September 2018 08:34
    • Replies: 3
    • Views: 326
    5th September 2018, 06:34 Go to last post
  21. Design Compiler Command Needed

    Started by aditya1579, 28th August 2018 03:02
    • Replies: 2
    • Views: 210
    31st August 2018, 07:37 Go to last post