1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    118,301
Page 1 of 811 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 24307

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 31,595
    25th March 2007, 08:41 Go to last post
  1. priority on two asynch triggered events

    Started by stanford, Yesterday 23:50
    • Replies: 5
    • Views: 138
    Today, 18:55 Go to last post
  2. 32x32 Single Cycle Fast Multiplier

    Started by Mr.PAP, Yesterday 12:56
    • Replies: 8
    • Views: 266
    Today, 12:24 Go to last post
  3. 6T SRAM read/write current

    Started by Windywast, Yesterday 20:30
    • Replies: 2
    • Views: 79
    Yesterday, 22:03 Go to last post
  4. Writing ModelSim do files

    Started by tahirsengine, Yesterday 07:54
    • Replies: 1
    • Views: 87
    Yesterday, 10:55 Go to last post
    • Replies: 3
    • Views: 569
    16th April 2019, 18:10 Go to last post
  5. [Verilog] Asynchronous Reset

    Started by EEPuppyPuppy, 15th April 2019 21:13
    • Replies: 5
    • Views: 218
    16th April 2019, 07:58 Go to last post
  6. Test and dft logic verification in flow and the lec

    Started by fragnen, 12th April 2019 14:14
    • Replies: 1
    • Views: 101
    12th April 2019, 16:53 Go to last post
  7. DFT pins disabled during LEC

    Started by fragnen, 12th April 2019 14:41
    • Replies: 0
    • Views: 95
    12th April 2019, 14:41 Go to last post
  8. Reset during lec between rtl and synthesized netlist

    Started by fragnen, 12th April 2019 14:12
    • Replies: 1
    • Views: 170
    12th April 2019, 14:30 Go to last post
  9. Single SPI SS to control multiple devices

    Started by tahirsengine, 12th April 2019 08:07
    • Replies: 1
    • Views: 188
    12th April 2019, 08:25 Go to last post
    • Replies: 0
    • Views: 128
    12th April 2019, 01:08 Go to last post
  10. [SOLVED] [moved] Parameterized Module in Design Compiler

    Started by blindscience, 10th April 2019 18:49
    • Replies: 1
    • Views: 146
    10th April 2019, 22:17 Go to last post
    • Replies: 0
    • Views: 152
    8th April 2019, 08:49 Go to last post
  11. Hierarchical and Flat LEC

    Started by fragnen, 5th April 2019 08:37
    • Replies: 0
    • Views: 265
    5th April 2019, 08:37 Go to last post
    • Replies: 0
    • Views: 151
    4th April 2019, 22:53 Go to last post
  12. Handling LEC for multibit flipflop

    Started by fragnen, 3rd April 2019 14:47
    • Replies: 0
    • Views: 275
    3rd April 2019, 14:47 Go to last post
  13. Digital on top mixed signal design

    Started by Alexxk, 2nd April 2019 14:41
    • Replies: 1
    • Views: 370
    2nd April 2019, 18:24 Go to last post
  14. Verdi dump wave compatibility setting

    Started by luoyanghero, 2nd April 2019 07:26
    • Replies: 0
    • Views: 127
    2nd April 2019, 07:26 Go to last post
  15. Test vector patterns in LEC

    Started by Fati_hv, 20th February 2019 09:40
    • Replies: 1
    • Views: 329
    1st April 2019, 09:38 Go to last post
  16. Three-state buffer cell characterization

    Started by dr_kca, 29th March 2019 08:57
    • Replies: 0
    • Views: 158
    29th March 2019, 08:57 Go to last post
    • Replies: 16
    • Views: 1,687
    28th March 2019, 09:27 Go to last post
  17. How does Primetime work?

    Started by badari259, 27th March 2019 14:59
    • Replies: 1
    • Views: 191
    27th March 2019, 16:40 Go to last post
  18. [SOLVED] Verilog print out %d longer than 32bit

    Started by childs72, 27th March 2019 08:24
    • Replies: 0
    • Views: 119
    27th March 2019, 08:24 Go to last post
  19. Bluetooth connection with a smartphone?

    Started by 600V3Phase, 26th March 2019 01:58
    • Replies: 7
    • Views: 315
    26th March 2019, 17:28 Go to last post
  20. Need help with VCS part compilation

    Started by Groh, 26th March 2019 13:35
    • Replies: 0
    • Views: 141
    26th March 2019, 13:35 Go to last post
  21. ATPG Test Coverage for stuck@ and @speed

    Started by sandy2811, 25th March 2019 15:08
    • Replies: 2
    • Views: 161
    25th March 2019, 18:06 Go to last post
  22. Static timing analysis

    Started by gaurp, 17th March 2019 20:38
    • Replies: 4
    • Views: 982
    22nd March 2019, 19:29 Go to last post
    • Replies: 0
    • Views: 203
    22nd March 2019, 16:36 Go to last post