1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    129,366
Page 1 of 820 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 24593

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 36,091
    25th March 2007, 08:41 Go to last post
  1. UPF for low power design in DC/ICC2

    Started by riti, 24th March 2020 17:55
    • Replies: 3
    • Views: 470
    Yesterday, 12:51 Go to last post
    • Replies: 3
    • Views: 319
    26th March 2020, 16:04 Go to last post
  2. Latency and skew of clock tree

    Started by riti, 19th March 2020 17:34
    • Replies: 5
    • Views: 438
    21st March 2020, 10:12 Go to last post
    • Replies: 2
    • Views: 272
    21st March 2020, 06:16 Go to last post
  3. [SOLVED] How to automate the maximum frequency estimation

    Started by noureddine-as, 20th March 2020 03:07
    • Replies: 4
    • Views: 309
    20th March 2020, 14:29 Go to last post
  4. Max Overdrive Supply Voltage in SoC 5nmFinFet

    Started by Mister_hass, 19th March 2020 20:53
    • Replies: 3
    • Views: 231
    20th March 2020, 08:30 Go to last post
  5. LTspice and Electric – (VLSI) - Simulation error

    Started by lufer17, 14th March 2020 13:54
    • Replies: 2
    • Views: 260
    18th March 2020, 12:39 Go to last post
  6. Troubles with TetraMAX test patterns

    Started by TelpDmtr, 11th March 2020 10:59
    • Replies: 7
    • Views: 591
    17th March 2020, 04:47 Go to last post
    • Replies: 12
    • Views: 730
    15th March 2020, 12:33 Go to last post
  7. Regarding synthesis of HDLs

    Started by garvind25, 26th December 2019 10:33
    • Replies: 5
    • Views: 878
    12th March 2020, 10:40 Go to last post
  8. [SOLVED] CDC RTL Simulation vs non-CDC RTL Simulation

    Started by kungchuking, 31st December 2019 16:05
    • Replies: 3
    • Views: 720
    12th March 2020, 10:33 Go to last post
    • Replies: 1
    • Views: 235
    12th March 2020, 10:11 Go to last post
  9. Finding an IP Power Analysis Tool

    Started by luoyanghero, 3rd March 2020 03:02
    • Replies: 3
    • Views: 320
    12th March 2020, 10:05 Go to last post
  10. Electric VLSI Design System - SEQUENTIAL COMMAND

    Started by lufer17, 12th March 2020 02:01
    • Replies: 0
    • Views: 285
    12th March 2020, 02:01 Go to last post
  11. Verdi GUI addsignal command line option

    Started by sandeepj, 7th March 2020 16:51
    • Replies: 1
    • Views: 251
    10th March 2020, 14:01 Go to last post
    • Replies: 0
    • Views: 469
    7th March 2020, 17:01 Go to last post
  12. Results for hierarchical LVS

    Started by aditya1579, 4th March 2020 12:54
    • Replies: 1
    • Views: 286
    7th March 2020, 11:16 Go to last post
    • Replies: 2
    • Views: 320
    6th March 2020, 09:17 Go to last post
  13. Capacitacne tables in UMC 130nm

    Started by shlooky, 3rd March 2020 18:18
    • Replies: 3
    • Views: 345
    4th March 2020, 09:07 Go to last post
    • Replies: 4
    • Views: 521
    29th February 2020, 15:53 Go to last post
    • Replies: 1
    • Views: 309
    28th February 2020, 11:07 Go to last post
  14. Boundary Cell in Core Chip

    Started by akhil_psm, 9th December 2019 17:50
    • Replies: 3
    • Views: 1,034
    25th February 2020, 08:31 Go to last post
  15. Preferred shell for scripting, csh or bash?

    Started by tpungi, 23rd February 2020 12:15
    • Replies: 2
    • Views: 317
    25th February 2020, 08:27 Go to last post
  16. Timing Closure on metal filled GDS

    Started by aditya1579, 23rd February 2020 13:29
    • Replies: 3
    • Views: 401
    25th February 2020, 08:25 Go to last post
  17. Using generate and for loop to index signal name

    Started by stanford, 12th February 2020 22:47
    • Replies: 4
    • Views: 585
    24th February 2020, 18:02 Go to last post
  18. Why set_max_fanout constraint in design compiler ?

    Started by willvegapunk, 23rd February 2020 09:32
    • Replies: 5
    • Views: 624
    24th February 2020, 08:21 Go to last post