1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    126,998
Page 1 of 819 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 24552

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 35,561
    klug
    25th March 2007, 08:41 Go to last post

  1. [ Describing PG Pins at RTL Level UPF ]

    Started by whizkid123, Today 07:49
    • Replies: 1
    • Views: 54
    ThisIsNotSam
    Today, 08:31 Go to last post

  2. Interface Logic Model in Synosys is obsolete

    Started by ldhung, Yesterday 13:35
    • Replies: 0
    • Views: 124
    ldhung
    Yesterday, 13:35 Go to last post

  3. DFT Reset Constraints Handling in Spyglass DFT SGDC

    Started by whizkid123, 14th January 2020 08:58
    • Replies: 2
    • Views: 455
    whizkid123
    17th January 2020, 06:47 Go to last post

  4. Verdi: Assertion debug mode question

    Started by swabhi812, 15th January 2020 00:02
    • Replies: 0
    • Views: 222
    swabhi812
    15th January 2020, 00:02 Go to last post

  5. Why not simulate ATPG pattern in ATPG TetraMAX tool

    Started by abgohil013, 17th December 2019 11:05
    • Replies: 4
    • Views: 615
    wizard
    14th January 2020, 09:53 Go to last post

  6. Why we insert Mbist before scan ?

    Started by alp507, 3rd January 2020 05:52
    • Replies: 4
    • Views: 418
    wizard
    14th January 2020, 09:02 Go to last post

  7. Innovus CTS .tcl Script Qustions

    Started by EEPuppyPuppy, 16th December 2019 22:12
    • Replies: 5
    • Views: 802
    ThisIsNotSam
    14th January 2020, 08:20 Go to last post

  8. Innovus Command Questions

    Started by EEPuppyPuppy, 13th January 2020 23:22
    • Replies: 1
    • Views: 181
    ThisIsNotSam
    14th January 2020, 08:19 Go to last post

  9. Synopsys TetraMax ATPG B16-1 and B12-1 Error

    Started by ibtesam90, 13th January 2020 16:57
    1 Attachment(s)
    • Replies: 0
    • Views: 143
    ibtesam90
    13th January 2020, 16:57 Go to last post

  10. Understanding LVS results (hierarchical)

    Started by aditya1579, 12th January 2020 08:31
    • Replies: 2
    • Views: 300
    timof
    13th January 2020, 04:27 Go to last post

  11. Smaller die size by tighter SPICE corners?

    Started by Macduff, 8th January 2020 11:05
    1 Attachment(s)
    • Replies: 4
    • Views: 361
    dick_freebird
    10th January 2020, 19:24 Go to last post

  12. [SOLVED] Short violations in Innovus (due to special route)

    Started by Fati_hv, 9th January 2020 11:19
    • Replies: 4
    • Views: 377
    Fati_hv
    10th January 2020, 17:30 Go to last post

  13. Does Opentimer tool for STA support VHDL netlist

    Started by garvind25, 6th January 2020 19:37
    • Replies: 2
    • Views: 372
    ThisIsNotSam
    8th January 2020, 08:19 Go to last post

  14. DIE Size calculations in TSMC22ULL GF""FDX

    Started by Elec Singh, 8th January 2020 01:13
    • Replies: 1
    • Views: 207
    ThisIsNotSam
    8th January 2020, 08:17 Go to last post

  15. Regarding synthesis of HDLs

    Started by garvind25, 26th December 2019 10:33
    • Replies: 4
    • Views: 502
    asdf44
    5th January 2020, 17:21 Go to last post

  16. CPU, DRAM, VNAND - why can't they be integrated together on a single SoC?

    Started by RBTKraisee, 28th December 2019 23:52
    • Replies: 3
    • Views: 537
    RBTKraisee
    3rd January 2020, 18:20 Go to last post

  17. Are parallel universes source of high fault coverage of sequential ATPG

    Started by firewireblue, 30th December 2019 01:22
    • Replies: 2
    • Views: 346
    betwixt
    3rd January 2020, 10:09 Go to last post

  18. CDC RTL Simulation vs non-CDC RTL Simulation

    Started by kungchuking, 31st December 2019 16:05
    • Replies: 1
    • Views: 281
    ThisIsNotSam
    3rd January 2020, 08:59 Go to last post

  19. [SOLVED] Derate Factor while calculating delay

    Started by akhil_psm, 1st January 2020 06:14
    • Replies: 1
    • Views: 266
    ThisIsNotSam
    3rd January 2020, 08:56 Go to last post

  20. Why coverage low in transition fault model as compared to stuck at fault model?

    Started by alp507, 1st January 2020 12:30
    • Replies: 0
    • Views: 273
    alp507
    1st January 2020, 12:30 Go to last post

  21. How we decide compression terminology in Scan insertion?

    Started by alp507, 1st January 2020 07:20
    • Replies: 0
    • Views: 241
    alp507
    1st January 2020, 07:20 Go to last post

  22. How test data reduce in compression ?

    Started by alp507, 30th December 2019 13:31
    • Replies: 2
    • Views: 259
    alp507
    31st December 2019, 05:41 Go to last post

  23. when neg. edge flop followed by pose. edge flop both have different clock then locku

    Started by alp507, 30th December 2019 14:11
    • Replies: 1
    • Views: 282
    dick_freebird
    31st December 2019, 04:35 Go to last post

  24. In terms of timing in ICC, What requirement should be met to say the design is valid?

    Started by 2channelkrt, 31st December 2019 04:21
    • Replies: 0
    • Views: 414
    2channelkrt
    31st December 2019, 04:21 Go to last post

  25. Verilog modulus % operator

    Started by TonyLS, 27th December 2019 05:10
    • Replies: 5
    • Views: 507
    FvM
    27th December 2019, 19:10 Go to last post

  26. Phase Detect Circuitry

    Started by promach, 18th December 2019 03:16
    • Replies: 3
    • Views: 699
    BradtheRad
    24th December 2019, 08:02 Go to last post

  27. .sdc file into Innovus WARN and ERROR

    Started by EEPuppyPuppy, 17th December 2019 23:01
    • Replies: 3
    • Views: 485
    ThisIsNotSam
    19th December 2019, 11:46 Go to last post

  28. How hold violation caused by below mentioned Scenceio

    Started by Varun124, 6th December 2019 14:06
    • Replies: 2
    • Views: 478
    Nanda_DFT
    17th December 2019, 18:51 Go to last post

  29. Can not run simv after compile Verilog project by VCS

    Started by nmphus, 7th December 2019 11:44
    • Replies: 1
    • Views: 544
    dpaul
    16th December 2019, 09:46 Go to last post

  30. Tracing clock net in Tetramax

    Started by dft1978, 16th December 2019 09:16
    • Replies: 0
    • Views: 278
    dft1978
    16th December 2019, 09:16 Go to last post
Powered by vBulletin™
Copyright © 2017 vBulletin Solutions, Inc. All rights reserved.