1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    107,101
Page 1 of 800 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 23988

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 30,262
    25th March 2007, 08:41 Go to last post
  1. Async set deassertion

    Started by stanford, Today 07:03
    • Replies: 0
    • Views: 30
    Today, 07:03 Go to last post
  2. D flip flop RTL without Qbar

    Started by sky_above, Yesterday 14:37
    • Replies: 7
    • Views: 91
    Yesterday, 19:15 Go to last post
  3. [SOLVED] Synthesize an RTL from two technology .db files (of same node)

    Started by ranaya, 22nd May 2018 20:17
    • Replies: 6
    • Views: 126
    Yesterday, 15:09 Go to last post
  4. Clock gating and cdc on clock_req

    Started by stanford, 22nd May 2018 23:15
    • Replies: 3
    • Views: 162
    Yesterday, 10:49 Go to last post
    • Replies: 3
    • Views: 218
    22nd May 2018, 06:47 Go to last post
  5. Timing through the d pin

    Started by stanford, 22nd May 2018 06:23
    • Replies: 0
    • Views: 53
    22nd May 2018, 06:23 Go to last post
  6. DC-topo and ICC environment comparison

    Started by ua6bqg, 7th May 2018 17:19
    • Replies: 6
    • Views: 242
    22nd May 2018, 01:38 Go to last post
    • Replies: 15
    • Views: 323
    21st May 2018, 17:15 Go to last post
    • Replies: 7
    • Views: 340
    18th May 2018, 19:38 Go to last post
  7. Selecting CTS topology in ICC

    Started by Vamsi Srikanth S, 17th May 2018 12:57
    • Replies: 2
    • Views: 131
    17th May 2018, 19:04 Go to last post
  8. Questions on DFT autofix

    Started by childs72, 17th May 2018 02:54
    • Replies: 1
    • Views: 94
    17th May 2018, 07:06 Go to last post
  9. PTPX Switching power calculation

    Started by Mohammed Abrar, 16th May 2018 01:06
    • Replies: 1
    • Views: 119
    17th May 2018, 05:34 Go to last post
  10. RTL for linear search

    Started by sky_above, 14th May 2018 13:59
    • Replies: 19
    • Views: 508
    16th May 2018, 15:11 Go to last post
  11. 4 bit multiplier from 2 bit multiplier

    Started by sky_above, 14th May 2018 13:56
    • Replies: 3
    • Views: 103
    14th May 2018, 15:24 Go to last post
    • Replies: 1
    • Views: 224
    11th May 2018, 13:40 Go to last post
    • Replies: 3
    • Views: 269
    10th May 2018, 14:34 Go to last post
  12. Merging pin-tagged nets in Cadence

    Started by sci-fi_guy, 4th May 2018 11:42
    • Replies: 1
    • Views: 125
    9th May 2018, 13:05 Go to last post
    • Replies: 1
    • Views: 169
    8th May 2018, 15:55 Go to last post
    • Replies: 6
    • Views: 258
    7th May 2018, 20:24 Go to last post
  13. Prime time tool of Synopsys

    Started by harshahari, 12th April 2018 09:38
    • Replies: 4
    • Views: 552
    4th May 2018, 03:08 Go to last post
    • Replies: 1
    • Views: 131
    3rd May 2018, 16:01 Go to last post
    • Replies: 1
    • Views: 611
    3rd May 2018, 11:32 Go to last post