1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    124,151
Page 1 of 817 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 24491

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 33,189
    klug
    25th March 2007, 08:41 Go to last post

  1. [moved] Value of lateral electric field(E0) in UMC 65 technology

    Started by abhishek260, Yesterday 12:41
    • Replies: 2
    • Views: 211
    timof
    Today, 02:31 Go to last post

  2. What is meant by Split CODEC IN DFT ?

    Started by Varun124, 12th October 2019 10:18
    • Replies: 1
    • Views: 290
    Tieny
    Yesterday, 10:15 Go to last post

  3. LBIST low test coverage

    Started by vijay82, 23rd October 2019 08:21
    • Replies: 5
    • Views: 425
    Tieny
    Yesterday, 10:07 Go to last post

  4. MBIST DONE & GO failing conditions

    Started by vipul982, 6th November 2019 14:13
    • Replies: 1
    • Views: 236
    Tieny
    Yesterday, 10:03 Go to last post

  5. How to generate sine wave using Verilog?

    Started by h_upadhyay, 9th November 2019 06:59
    • Replies: 5
    • Views: 324
    FvM
    10th November 2019, 10:40 Go to last post

  6. [moved] What is Cadence genus synthesis, report power?

    Started by daskk62, 8th November 2019 18:50
    • Replies: 1
    • Views: 215
    ThisIsNotSam
    9th November 2019, 09:02 Go to last post

  7. External C++ compilation and DPI question

    Started by ghertz, 1st November 2019 23:39
    • Replies: 14
    • Views: 541
    ghertz
    6th November 2019, 00:20 Go to last post

  8. In PrimeTime, is there a similar command for setting output load cell to all outputs?

    Started by majd229, 5th November 2019 18:27
    • Replies: 0
    • Views: 160
    majd229
    5th November 2019, 18:27 Go to last post

  9. What is Negative timing checks

    Started by Varun124, 5th November 2019 11:32
    • Replies: 1
    • Views: 104
    ThisIsNotSam
    5th November 2019, 12:49 Go to last post

  10. SiliconSmart pin and lib file

    Started by xabosexi, 4th November 2019 08:04
    • Replies: 1
    • Views: 119
    ThisIsNotSam
    4th November 2019, 12:22 Go to last post

  11. Mipi D-phy physical layer implementation

    Started by MaheshC, 4th November 2019 10:33
    • Replies: 0
    • Views: 99
    MaheshC
    4th November 2019, 10:33 Go to last post

  12. How does aging is conducted exactly in Cadence?

    Started by antlhem, 31st October 2019 11:42
    3 Attachment(s)
    • Replies: 3
    • Views: 377
    antlhem
    2nd November 2019, 14:25 Go to last post

  13. How to measure the C parasitic (internal capacitance) of an inverter using Spectre ?

    Started by Puppet123, 26th October 2019 14:35
    2 Attachment(s)
    • Replies: 17
    • Views: 1,204
    timof
    31st October 2019, 17:22 Go to last post

  14. Moved: CMOS ring oscillator frequency degradation through years

    Started by antlhem, 2nd November 2019 15:00
    •  
    •  

  15. Voltage drop of on die power gating cells

    Started by volsky, 29th October 2019 07:34
    • Replies: 4
    • Views: 287
    ThisIsNotSam
    30th October 2019, 12:19 Go to last post

  16. [SOLVED] Preventing using a certain cell in cadence encounter

    Started by Abdo_Mgdy, 29th October 2019 12:39
    • Replies: 2
    • Views: 190
    Abdo_Mgdy
    29th October 2019, 14:22 Go to last post

  17. Solution for ICC mismatch in units

    Started by Vlsi24, 29th October 2019 08:06
    • Replies: 0
    • Views: 92
    Vlsi24
    29th October 2019, 08:06 Go to last post

  18. Getting exact values of VIL, VOL, VIH and VOH ?

    Started by Robotduck, 25th October 2019 15:35
    • Replies: 0
    • Views: 240
    Robotduck
    25th October 2019, 15:35 Go to last post

  19. Transient Simulation in Cadence

    Started by KingDarius6288, 24th October 2019 02:33
    • Replies: 2
    • Views: 281
    ThisIsNotSam
    24th October 2019, 08:00 Go to last post

  20. How to identify design in terms of track ?

    Started by kartikpujari, 4th October 2019 09:49
    • Replies: 2
    • Views: 378
    vijay82
    24th October 2019, 06:03 Go to last post

  21. is accellera UVM free?

    Started by liletian, 23rd October 2019 18:56
    • Replies: 1
    • Views: 188
    dave_59
    23rd October 2019, 21:33 Go to last post

  22. How to fix unclocked register?

    Started by kartikpujari, 20th October 2019 18:50
    • Replies: 1
    • Views: 427
    ThisIsNotSam
    21st October 2019, 07:04 Go to last post

  23. Usage of Synchronous and Asynchronuos FIFOs

    Started by Muthuraja.M, 20th October 2019 09:29
    • Replies: 2
    • Views: 346
    ads-ee
    20th October 2019, 17:45 Go to last post

  24. Can IP(Intellectual Property) open source, what does good business model?

    Started by luoyanghero, 13th October 2019 04:07
    • Replies: 6
    • Views: 858
    dick_freebird
    20th October 2019, 01:50 Go to last post

  25. What cells are placed around RAM? Why?

    Started by Dan_Yang, 8th October 2019 15:04
    • Replies: 2
    • Views: 644
    visky2096
    17th October 2019, 10:44 Go to last post

  26. How to create parallel TDL patters in tetramax

    Started by Varun124, 13th October 2019 21:26
    • Replies: 0
    • Views: 235
    Varun124
    13th October 2019, 21:26 Go to last post

  27. What does RLS Flow stands for in Physical Design?

    Started by naveenakkapally, 11th October 2019 04:50
    • Replies: 1
    • Views: 498
    oratie
    11th October 2019, 09:19 Go to last post

  28. Finding certain string in file using bash shell scriot

    Started by Abdo_Mgdy, 9th October 2019 17:36
    • Replies: 4
    • Views: 609
    Abdo_Mgdy
    10th October 2019, 10:45 Go to last post

  29. Suggest Junior project at university (digital electronics)

    Started by gokush, 9th October 2019 01:25
    • Replies: 1
    • Views: 268
    schmitt trigger
    9th October 2019, 01:46 Go to last post

  30. Formal verification of AHB bus, arbiter confusion

    Started by Haraldovs, 8th October 2019 07:57
    • Replies: 0
    • Views: 216
    Haraldovs
    8th October 2019, 07:57 Go to last post
Powered by vBulletin™
Copyright © 2017 vBulletin Solutions, Inc. All rights reserved.