Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

noise margin results are exceeding how to reduce it

Status
Not open for further replies.

mishrashashi

Advanced Member level 4
Joined
Jan 5, 2011
Messages
105
Helped
20
Reputation
40
Reaction score
20
Trophy points
1,298
Location
India
Activity points
1,912
hi all,
I have a silly problem. I am using Allegro SI tool for DDR2 Signals. For noise margin i found the theoretical values

Noise Margin (High)= VNH = VOH (Min) - VIH (Min) = 2.97-1.025= 1.945 V
Noise Margin (Low)= VNL = VIL (Max) - VOL (Max) = 0.775- 0.4 = 0.375 V

but simulation result gives the range of 5.475 V to 6545 V. What will be effect on signal transmission. If these values are not good for the design,please suggest me solution to reduce these values.

Thanks in advance
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top