

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

VCC_CORE

+1.5V


+1.05V

+1.25V


+1.8VSUS

+3VPCU
+3V_S5
+3VSUS
+3V
+5VPCU
+5V_S5
+5V
SMDDR_VTERM
SMDDR_VREF

BL5S Block Diagram



Clock Generator




	ICS9LPRS365 (ALPRS365K13)	RTM875T-606 (AL000875K06)	PULL HIGH	PULL DOWN
Pin 4	PCI2/TME	PCI2/TME Internal PD	NO OVERCLOCKING (default)	NORMAL RUN
Pin 5	PCI-3	PCI-3/SRC5_EN Internal PD	PIN37/38 IS SRC5	PCI_STOP/CPU_STOP (default)
Pin 6	PCI-4/27M_SEL	PCI-4/27M_SEL Internal PD	PIN 17/18 IS 27MHz	IS SRC/DOT (default)
Pin 7	PCIF-5/ITP_EN	PCIF-5/ITP_EN Internal PD	PIN 46/47 IS CPUITP	PIN 46/47 IS SRCB (default)



CPU Clock select

BSEL Frequency Select Table


FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz




Clock Gen Differential IO power



Clock Gen I2C





Quanta Computer Inc.

PROJECT : BL5S Santa Rosa

CLK. GEN./ CK505

Size


Document Number

Date: Tuesday, January 22, 2008


Rev 1A

Sheet 2 of 37


CPU(HOST)




CPU Thermal monitor




CPU(Power)





965GM : AJSLA5T0T20
 965PM : AJSLA5U0T25
 960GL : AJSLA5V0T09



To HDMI

C_PEG_TXN0_H	C209	IV@0.1u/10V_4	SDVOB_RED- (20)
C_PEG_TXP0_H	C208	IV@0.1u/10V_4	SDVOB_RED+ (20)
C_PEG_TXN2_H	C213	IV@0.1u/10V_4	SDVOB_BLUE- (20)
C_PEG_TXP2_H	C212	IV@0.1u/10V_4	SDVOB_BLUE+ (20)
C_PEG_TXN1_H	C211	IV@0.1u/10V_4	SDVOB_GREEN- (20)
C_PEG_TXP1_H	C210	IV@0.1u/10V_4	SDVOB_GREEN+ (20)
C_PEG_TXN3_H	C204	IV@0.1u/10V_4	SDVOB_CLK- (20)
C_PEG_TXP3_H	C203	IV@0.1u/10V_4	SDVOB_CLK+ (20)
PEG_RXN1_H	R191	EV@0.4	PEG_RXN1 (19)
PEG_RXP1_H	R205	IV@0.4	SDVOB_INT- (20)
PEG_RXN1_H	R190	EV@0.4	PEG_RXN1 (19)
PEG_RXP1_H	R204	IV@0.4	SDVOB_INT+ (20)

Quanta Computer Inc.
PROJECT : BL5S Santa Rosa
Document Number
GMCH DMI/VIDEO(2 of 7)
Date: Tuesday, January 22, 2008
Sheet 6 of 37

Close U3023

For EV@ CRT R/G/B TV A/B/C USE 0 ohm R


For IV@ CRT R/G/B TV A/B/C USE 150 ohm R

For IV@ CRT R/G/B TV A/B/C USE 0 ohm R


For EV@ CRT R/G/B TV A/B/C USE 0 ohm R

R90	150F_4	INT CRT BLU
R86	150F_4	INT CRT GRN
R91	150F_4	INT CRT RED
R78	150F_4	INT TV COMP
R75	150F_4	INT TV Y/G
R76	150F_4	INT TV C/R
R448	1.3K_6	CRTIREF

NB(Memory controller)



NB(Power-1)




[illegible]

Ball	Enable	Disable	Ball	Enable	Disable
VCCA_CRT	3.3V	GND	VCCA_C_TVO	3.3V	GND
VCCD_CRT	1.5V	GND	VCCD_TVO	1.5V	1.5V
VCCDQ_CRT	1.5V	GND	VCCABG_DAC	3.3V	GND
VCCA_A_TVO8.3V	GND	GND	VSSABG_DAC	GND	GND
VCCA_B_TVO8.3V	GND	GND	VCC_SYNC	3.3V	GND

Signal	If SDVO Disable LVDS Disable	If SDVO enable LVDS Disable	If SDVO enable LVDS enable
VCCD_LVDS	GND	1.8V	1.8V
VCCA_LVDS	GND	GND	1.8V
VCCTT_LVDS	GND	GND	1.8V

EXTERNAL
INTERNAL





Strap table

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal
CFG[17:3] Have internal Pull-up
CFG[18:19] Have internal Pull-down
Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port

DMI X2 Select

MCH_CFG_5	Low = DMIX2 High = IDMIx4(Default)
-----------	---------------------------------------




DMI Lane Reversal

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--



XOR /ALLz /Clock Un-gating

MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)



PCI Express Graphics

MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--




SDVO Present

Strap define at External
DVI control page


FSB Dynamic ODT

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---








SDVO/PCIE Concurrent operation


MCH_CFG_20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO andPCIE X1 are operating simultaneously via the PEG port
------------	--



DDR2 Dual channel A/B PU



DDR2 Dual channel A/B CONN





Standard Type H: 6.5mm

CLOCK 0,1
CKE 0,1

Standard Type H: 11mm

CLOCK 3,4
CKE 2,3







Quanta Computer Inc.

PROJECT : BL5S Santa Rosa

Size Document Number Rev
DDR SO-DIMM(200P) 1A

Date: Tuesday, January 22, 2008 Sheet 13 of 37

RTC




SATA Disable

- 1.Connect to GND: SATA[2:0]RXp/n , SATARBIAS , SATARBIAS# , SATA_CLKP , SATACLKN
- 2.NC: SATA[2:0]TXp/n , SATALED#
- 3.VccSATAPLL should be connected directly to Vcc1_5,Filter cap are not required
- 4.BIOS disable

SB Strap


ICH8-M Internal VR Enable strap
(Internal VR for Vccsus1_05,VccSus1_5 and VccCL1_5)

INTVRMEN	Low = Internal VR disable High = Internal VR enable(Default)
----------	---




ICH8-M LAN100_SLP Strap
(Internal VR for VccLAN1_05 and VccCL1.05)

LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)
------------	---




XOR Chain Entrance Strap

ICH_RSVD	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIe port config bit 1



HDA



Quanta Computer Inc.


PROJECT : BL5S Santa Rosa

Size Document Number
ICH8M HOST(1 of 4)


Date: Sunday, February 17, 2008 Sheet 14 of 37

Rev 1A

SB-PCIE/USB/DMI



SB-PCI






PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD17	INTA#	OZ129

A16 SWAP Override strap

PCI_GNT#3	Low = A16 swap override enabled High = Default
-----------	---

ICH8 Boot BIOS select

PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC




Quanta Computer Inc.


PROJECT : BL5S Santa Rosa

Size	Document Number	Rev
	ICH8M PCIE(2 of 4)/ BIOS	1A




Date: Tuesday, January 22, 2008 Sheet 15 of 37

SB-GPIO







CRT PORT




HALL SENSOR


CAMERA MODULE



VGA





USB






SiI1392 HDMI TX

LAYOUT RULES:
Route traces with 100 Ohm Differential Impedance
Avoid placing GND Copper or traces adjacent to TMDS Trace
Put these 4 resistors and 4 capacitors as close as possible to the TMDS output pins of the SiI1392






ODD







LAN_MARVELL_88E8040/88E8055/88E8072


10/100 : 88E8040 P/N : AL008040001
 GIGA : 88E8055 P/N : AJ080550000
 GIGA : 88E8072 P/N : AL008072000



DELTA 10/100 : LFE6696-R P/N : DB0MA8LAN00
 H = 4mm GIGA : LFE9249-R P/N : DB0ZR1LAN11
 HWS 10/100 : HPL-4001B P/N : DB0SA1LAN01
 H = 4mm GIGA : HPL-68 P/N : DB0ZB1LAN12
 BOTHHAND 10/100 : TST1284 LF P/N : DB0KN7LAN24
 H = 4mm GIGA : GST5009 LF P/N : DBKN1NLAN03



MINI-Card I



01/18 REV_3B Add PAD

PAD1
EMIPAD

12/07 REV_3A Add

VIN

C675 0.1u50V_6

C676 0.1u50V_6

C677 0.1u50V_6

C678 0.1u50V_6

C679 0.1u50V_6

C680 0.1u50V_6

C681 0.1u50V_6

EMI

+1.5V

C30 0.1u10V_4

C262 0.1u10V_4

C251 0.1u10V_4

C372 0.1u10V_4

C23 0.1u10V_4

+3VPCU

C41 0.1u10V_4

C162 0.1u10V_4

C11 0.1u10V_4

C15 0.1u10V_4

C231 0.1u10V_4

C72 0.1u10V_4

C615 0.1u10V_4

+5V

+3AVDD

12/07 REV_3A Add

C14 0.1u10V_4

C441 0.1u10V_4

C12 0.1u10V_4

C2 0.1u10V_4

C673 0.1u10V_4


+5VPCU

C407 0.1u10V_4

C252 0.1u10V_4

C195 0.1u10V_4

C18 0.1u10V_4



MINI-Card III

Pin connections for the MINI-Card III:

- Power:**
 - Pin 51: NC
 - Pin 49: +3.3V
 - Pin 47: GND
 - Pin 45: C-Link_RST
 - Pin 43: C-Link_DAT
 - Pin 41: C-Link_CLK
 - Pin 39: GND
 - Pin 37: NC
 - Pin 35: NC
 - Pin 33: GND
 - Pin 31: PETp0
 - Pin 29: PETr0
 - Pin 27: GND
 - Pin 25: SMB_CLK
 - Pin 23: SMB_DATA
 - Pin 21: PERp0
 - Pin 19: PERr0
 - Pin 17: GND
 - Pin 15: NC
 - Pin 13: REFCLK+
 - Pin 11: REFCLK-
 - Pin 9: GND
 - Pin 7: CLKREQ#
 - Pin 5: BT_CHCLK
 - Pin 3: BT_DATA
 - Pin 1: WAKE#
- Control:**
 - Pin 52: NC
 - Pin 50: +3.3V
 - Pin 48: GND
 - Pin 46: LED_WPAN#
 - Pin 44: LED_WLAN#
 - Pin 42: NC
 - Pin 40: NC
 - Pin 38: USB_D+
 - Pin 36: USB_D-
 - Pin 34: GND
 - Pin 32: SMB_CLK
 - Pin 30: SMB_DATA
 - Pin 28: GND
 - Pin 26: +1.5V
 - Pin 24: +3.3Vaux
 - Pin 22: PERST#
 - Pin 20: W_DISABLE#
 - Pin 18: GND
 - Pin 16: GND
 - Pin 14: NC
 - Pin 12: NC
 - Pin 10: NC
 - Pin 8: NC
 - Pin 6: NC
 - Pin 4: GND
 - Pin 2: +3.3V
- Other:**
 - Pin 3: T91
 - Pin 4: T92
 - Pin 5: T93

Host system connections:


- Pin 33: PETp0
- Pin 31: PETr0
- Pin 27: GND
- Pin 25: SMB_CLK
- Pin 23: SMB_DATA
- Pin 21: PERp0
- Pin 19: PERr0
- Pin 17: GND
- Pin 15: NC
- Pin 13: REFCLK+
- Pin 11: REFCLK-
- Pin 9: GND
- Pin 7: CLKREQ#
- Pin 5: BT_CHCLK
- Pin 3: BT_DATA
- Pin 1: WAKE#

Host system components:


- R314: 0.4
- R329: 0.4
- T57
- T58
- MINI3_SMDATA
- MINI3_SMCLK
- PLTRST#
- PLTRST# (15,16,20,21,22,24,28,29)

miniPCI-c15706-52p-1kv

H= 8mm



VR



HP 12/06 REV_3A Del R584,R592

01/09 REV_3B Mount R591,R587 0.1u
R591,R587 Mount 0.1u CAP not resis
for solve GPRG noise issue

12/06 REV_3A Mount L50,L51,C654,C658

+3V_SPD 12/07 REV_3A Add C672

01/16

12/07 REV_3A Add C421


6 REV_3A Mount R591,R587

12/07 REV 3A Add C671

01/1

MDC


01/15 REV_3B Change footprint




FM Tune

09/26 REV A1 Modify
10/19 REV A1 Change for


(46) SP. GRIPS








SYSTEM MIC





HP Amplifier











$$TON = 3.85p \cdot RTON \cdot Vout / (Vin - 0.5)$$





$$Frequency = Vout / (Vin \cdot TON)$$


$$AOL1412 \quad Rds = 4.6m\Omega$$

$$12.17A \quad OCP \quad --- \quad OC = 2.8K$$

$$SI7636 \quad Rds = 4.8m\Omega$$

$$11.67A \quad OCP \quad --- \quad OC = 2.8K$$





Power Distribution List

Power	Distribution
VCC_CORE	CPU
+5VPCU	ICH8M, RJ45/USB /B, USB/eSATA, Satellite LED, CIR
+3VPCU	RTC, HALL SENSOR, KB, TP/FP/LED /B, Power /B, Kill SW, EC, ID, SPI Flash, CIR
+1.5V	CPU, GMCH, ICH9M, Mini Card, New Card
+1.8VSUS	GMCH, DDR
+SMDDR_VREF	GMCH, DDR
+SMDDR_VTERM	DDR
+1.05V	CPU, CLK, Thermal Trip, GMCH, ICH8M
+5V_S5	ICH8M, G-SENSOR, Felica, USB/eSATA
+5V	CPU, ICH8M, VGA, Camera, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, TP/FP/LED /B, EC, Speaker, Headphone
+3V	CLK, CPU Thermal Monitor, FAN, GMCH, DDR, ICH8M, VGA, LCD/LED Panel, HALL SENSOR, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, Cardreader (OZ129T) Mini Card, KB, TP/FP/LED /B, RJ45/USB /B, Bluetooth, MMB, New Card, PC BEEP, EC, Codec (CX20561), VR, Headphone, MDC
+3V_S5	ICH8M, Mini Card, RJ45/USB /B, New Card
+3VSUS	ICH8M, FP
+1.8V	HDMI, Cardreader (OZ129T)
+1.25V	CLK, GMCH, ICH8M