

SRAM Design






Increase V_{th}


Don't allow readcurrent through cell



SRAM Cell Design: Write Margin





How to Improve Write Margin




$$\beta_a \gg \beta_p$$

Decrease Cell Vdd

Increase WL Vdd



SRAM Cell Sizing



Tradeoffs

Read Noise Margin

Cell Read Current

Write Noise Margin


Cell Size

$$\beta_d \gg \beta_a$$

$$\beta_d \sim 3 \times \beta_a$$


$$\beta_a \gg \beta_p$$

Layout of SRAM Cell




7-T Cell


Read-SNM-free SRAM cell




Read/Write Circuitry




Read Waveforms




Write Waveforms




7-T Cell Layout




Hiding gaps



Area overheads




Same configuration




Same Speed

8-T Cell



(a)



(b)