

SRAM Design

Increase Read Noise Margin





$$\beta_d \gg \beta_a$$

Increase cell Vdd




Increase Vth

Reduce wordline Vdd




Don't allow readcurrent through cell

SRAM Cell Design: Write Margin





How to Improve Write Margin



$$\beta_a \gg \beta_p$$

Decrease Cell Vdd

Increase WL Vdd



SRAM Cell Sizing

Tradeoffs


Read Noise Margin

$$\beta_d \sim 3 \times \beta_a$$

Cell Read Current


$$\beta_a \gg \beta_p$$

Write Noise Margin




Cell Size

Layout of SRAM Cell




7-T Cell


Read-SNM-free SRAM cell




Read/Write Circuitry




Read Waveforms




Write Waveforms




7-T Cell Layout




Hiding gaps



Area overheads



Same configuration



Same Speed

8-T Cell

