

Scaling of Analog-to-Digital Converters into Ultra-Deep-Submicron CMOS

Y. Chiu¹, B. Nikolić², and P. R. Gray²

¹ Electrical and Computer Engineering, University of Illinois at Urbana-Champaign

² Electrical Engineering and Computer Sciences, University of California at Berkeley

Abstract

This paper presents the opportunities and challenges for scaling A/D converters into ultra-deep-submicron CMOS technologies. With faster transistors and better matching, the trend is to migrate into higher sample rates with lower resolutions. Limited dynamic range at low supply voltages remains the utmost challenge for high-resolution Nyquist converters, and oversampling will become the dominant technique in this arena in the future. Linearity correction with digital calibration is also becoming prevalent as the efficiency of calibration circuitry improves.

Introduction

Explosive growth in wireless and wireline communications is the dominant driver for higher specifications of analog-to-digital converters (ADCs). New applications in wireless communications support multi-mode operation, utilize large portions of bandwidth, such as in the case of ultra-wideband and 60-GHz-band systems, or attempt to re-use the already licensed spectrum, thus requiring a high dynamic range for operation. Similarly, future wireline communication systems commonly extend the signal constellations to increase the data throughput, such as in the case of 10-Gb/s Ethernet or next-generation cable modems. These applications are driving the demand for high-resolution, high-speed, low power, and low cost integrated ADCs.

Technology scaling significantly lowers the cost of digital logic and memory, and there is a great incentive to implement high-volume baseband signal processing in the most advanced process technology available. Concurrently, there is an increased interest in using transistors with minimum channel length and minimum oxide thickness to implement analog functions, because the improved device transition frequency, f_T , allows for faster operation. However, scaling adversely affects most other parameters relevant to analog designs. To achieve a high linearity, high sampling speed, high dynamic range, with low supply voltages and low power dissipation in ultra-deep-submicron CMOS technology is a major challenge. In this paper we explore the challenges for ADC design associated with technology scaling. We will examine some circuit, architectural and system design techniques that will allow analog-to-digital converters to utilize transistors available in sub-100-nm technologies.

Technology Divergence with Scaling

Technology scaling doubles the density of digital logic every 2-3 years. Digital circuits have additionally benefited from scaling through increased operating frequencies and lower power consumption. Scaling to 90-nm CMOS technology and beyond is characterized by limited power. To minimize the dissipation, by balancing the switching and leakage power, digital systems choose the appropriate supply voltages and transistor types. Current foundry offerings are characterized by several thin-oxide devices, with different implant-controlled thresholds, and supply voltages that are scaled below the reliability-dictated levels. Furthermore, the same process usually offers thick-oxide I/O devices.

Analog functions can be implemented using either thin- or thick-oxide devices – the thick-oxide devices enjoy the benefit of a larger dynamic range (DR) and the thin-oxide devices harvest a higher operation frequency. This trend will continue in the future as predicted by ITRS (Fig. 1) [87]. Recent requirements to control the digital circuit leakage have slowed down the transistor threshold scaling, with a consequent reduction in supply voltage scaling. As a result, fast analog circuits can use 1V or higher supplies in the next few technology nodes. With continued scaling and the reduction of supply voltages in sub-1V range, the I/O devices will follow to sub-1.8V levels, and analog functions that require a high dynamic range would have to use additional process features or would have to be implemented on a separate chip.




Fig. 1. Scaling of supply and threshold voltages.

Opportunities and Challenges in Scaling Analog Designs

As technology advances, there is an increased incentive for high-speed analog designs to exploit higher f_T of scaled transistors. A number of challenges presented by technology scaling however must be addressed.

Reduced Signal-to-Noise Ratio (SNR). The most prominent challenge for implementing precision analog circuitry in deeply scaled, “digital” processes is the reduction of supply voltages. It lowers the available voltage swings in analog circuits, fundamentally limiting the achievable SNR. To maintain the same dynamic range with a lower supply voltage in a noise-limited design, the circuit noise must also be proportionally reduced. For example, lowering the noise floor in switched-capacitor circuits requires an increase in the capacitor sizes to lower the kT/C noise, hence results in a penalty in power consumption.

Lower intrinsic gain. The intrinsic voltage gain ($g_m r_o$) of an MOS device is one important gauge of device performance for precision analog designs. As scaling continues, the intrinsic gain keeps decreasing due to a lower output resistance as a result of drain-induced barrier lowering (DIBL) and hot carrier impact ionization. In addition, gate leakage currents in very thin-oxide devices will set an upper bound on the attainable effective output resistance via circuit techniques (such as active cascode).

Device leakage. A fundamental advantage of MOS technology is the high quality switch naturally available. As scaling continues, the elevated drain-to-source leakage in an off-switch can adversely affect the switch performance. If the switch is driven by an amplifier, the leakage may lower the output resistance of the amplifier, hence limits its low-frequency gain. Charge storage on capacitive devices will become difficult with leaky transistors attached. In addition, the gate leakage current also violates the high-impedance “summing-node” assumption that underlines the operation of switched-capacitor circuits, especially at lower speeds. In a sense, the gate leakage current resembles the base current in a bipolar junction transistor.

Matching. Transistor matching properties are improved with a thinner oxide [95] [96]. However, devices with small geometries also experience larger mismatch due to higher order terms with either short W or L [97]. When the oxide thickness is reduced to a few atomic layers, quantum effects will dominate and matching will degrade.

Passives. Deeply-scaled CMOS processes target digital applications and frequently lack for high quality passives – inductors and capacitors. Sampled-data systems rely on linear, low-parasitic, high-density capacitors. Either double-poly or metal-insulator-metal (MIM) capacitor requires extra mask layers, hence adds cost. An alternative is the vertical, fringing metal capacitor [101]. These capacitors may benefit from reduced metal pitch and increased number of metal layers with technology scaling.




Fig. 2. ADC sample rate vs. ENOB from 1987 to 2005.

Scaling of ADC Architectures

The impact of technology scaling on the performance of various ADC architectures can be dichotomized according to the SNR specifications. While offering steadfast improvement of f_T , the accompanying reduction of supply voltages and the increased channel noise tend to shrink the dynamic range achievable by mixed-signal circuits in deeply scaled CMOS. For high-resolution converters, this inevitably leads to an increase of power consumption to maintain SNR. However, the accuracy of lower-resolution ADCs is limited by component mismatch, which results in a power and area scaling trend similar to that of the digital circuits for fixed conversion speeds (Table 1). The point of watershed at the current technology nodes seems to be between 8 and 10 bits.

As scaling continues, there is a noticeable trend of a constant migration of the boundaries amongst the conventional A/D architectures (Fig. 2). While oversampled converters are encroaching into the regime used to be dominated by pipeline ADCs [73], the later ones are reporting resolutions as low as 5-8 bits, which were only considered suitable for flash-type architectures [37].

A. Flash Converter

Flash converters are suitable for low-resolution (4-6 bits) applications that require high conversion rates (up to tens of gigahertz) and low latency. Although not a power-efficient architecture, the low latency feature makes it attractive in high-speed communication applications. Flash converters fall into the category of matching-limited scaling scenario.

Table 1. Scaling of Mixed-Signal Circuits

Scaling Parameter	SNR-Limited	Matching-Limited	Digital Circuits
Dynamic Range	$\propto \sqrt{C/kT}$	$\propto \sqrt{WL}$	Word length
Supply Voltage	$1/S$	$1/S$	$1/S$
Speed	1	1	S
Area	S^2	$1/S^2$	$1/S^2$
Power	S	$1/S^2$	$1/S^2$




Fig. 3. ADC scaling dichotomy, (a) SNR limited (≥ 12 bits) and (b) matching limited (≤ 10 bits). Data is taken from Fig. 2.

The major source of error in flash-type converters are the static and dynamic offsets sensed by the comparators, including offset errors originating from the comparators, the preamps, the reference ladders, and the relative timing skew of the strobe signals. Out of these, the dominant static offset often derives from the random threshold mismatch in the input devices of the preamps, which are used to suppress the large dynamic errors of small comparators and to mitigate kickback noise. As thin oxide improves the matching property of transistors [92] [96], smaller devices can be used in newer technology generations to achieve the same matching accuracy; this fact has been exploited by many recent works of flash-type converters to improve the figure-of-merit (FOM) or energy efficiency of the conversion

$$FOM = \frac{P}{2^{ENOB} \cdot f}, \quad (1)$$

Where, f is the sample rate for a Nyquist ADC and twice the effective-resolution bandwidth in oversampled ones. This observation has been confirmed by Fig. 3b – the plot of FOM vs. supply voltage on a log-log scale shows a trend line with a slope of 2, which is predicted by column three of Table 1.

Because of the speed concerns, simple gain stages, such as the resistively-loaded differential pairs, are often used as the preamps in flash-type converters (Fig. 4).




Fig. 4. Preamp with averaging network.

The simplicity of this circuit renders itself amenable to technology scaling and low supply-voltage operation. To further reduce the ADC power and input capacitance, resistive, capacitive [25] [20] [10], or current interpolation [17] can be performed to cut down the total number of preamps required (Fig. 5). The interpolation technique also leads to fewer points tapped off the reference ladder, resulting in a compact layout with less parasitics. Not only does a small layout improve the area and power efficiency, more importantly, it helps to keep the clock signal routing contained, which leads to a better dynamic performance of the converter.

Averaging (Fig. 4) is another common technique to improve the matching performance in preamps [9] [15] [4] [10]. Since the averaging effect improves in general with more amplifiers participating, a wider linear input range of the preamps and closely spaced reference voltages are beneficial. This is also in line with interpolation, where the active region overlap between adjacent differential pairs mitigates the interpolation error due to nonlinearity. Velocity saturation and lower supply voltages are driving flash converter designs converging toward this direction.




Fig. 5. Interpolation: (a) resistive/capacitive and (b) current.




Fig. 6. Cascaded offset parallel folding.

B. Folding Converters

Interpolation reduces the number of preamps, but keeps the number of comparators the same. Signal folding has been developed to further improve the power efficiency of flash converters [16]-[19]. Compared to the flash architecture, the use of signal folding reduces the number of comparators by the folding factor F .¹ The combined hardware efficiency of folding, interpolation, and averaging has lead to CMOS realizations of flash converters with 1.6-GS/s sampling rate [11] or with resolutions of as high as 10-13 bits [13]-[15] at a reasonable power consumption.

The drawback of signal folding is that, if a large folding factor is developed in a single stage of folders, the bandwidth is greatly reduced due to large capacitive loads at the common output of many folding amplifiers; the maximum frequency seen at the folder output is given by

$$f_{\max} = \frac{\pi \cdot f_{in}}{\sin^{-1}(2/F)}, \quad (2)$$

which can be many times higher than the maximum input frequency [16]. Furthermore, signal “rounding” problem at the folder output prevents further amplitude quantization, which has lead to the architecture of offset parallel folding with zero-crossing detection. This, however, leads to a large number of preamps used in the folders unless a significant amount of interpolation is also performed. Matching concern elevates for folders as, in addition to all other matching requirements, the current sources from different folding amplifiers also need to cancel each other precisely.




Fig. 7. 1.5-b/s pipeline ADC block diagram.

¹ Note that F coarse comparators are also required to resolve which fold the input signal resides in.

The above observation has lead to the design strategy to develop large folding factors successively by cascading folders with small folding factors [14] [15]. Pre-amplification is also increasingly necessitated by the folders to avoid active region overlap in adjacent folding amplifiers as the supply voltage is reduced, which also provides opportunities for averaging, interpolation, and pipelining.

C. Subranging Converter

The subranging architecture extends the resolution of flash ADCs by arranging the conversion in a coarse-fine two-step fashion. A sample-and-hold amplifier (SHA) and a switch matrix are usually required. In this architecture, latency is traded for low complexity and area/power efficiency. The achievable resolution in CMOS technology with this architecture is usually around 8-10 bits. If over/under-range protection is used, the offset requirements for the coarse converter can be greatly relaxed; but the fine one shares similar matching concerns as the flash architecture. Averaging and interpolation can be applied as well to reduce the number of preamps and their sizes. A balanced design can often achieve an FOM close to that of the pipeline converters [20] [22] [23].

D. Multi-Stage and Pipeline Converter

Taking the subranging concept to the extreme, a multi-stage ADC resolves the analog input in a cascade of low-resolution stages by passing the conversion residue to the trailing stages. Residue gain is usually provisioned to suppress the noise and nonlinearity contribution of lower ranked stages. The pipeline ADC is a typical multi-stage converter, which inserts SHAs in the residue amplifier to facilitate concurrent operation of all stages to improve throughput at the cost of increased latency. Similar to a subranging converter, over/under-range protection is necessary in a pipeline ADC and is often termed “digital error-correction” (DEC). A commonly used 1.5-bit/stage architecture is illustrated in Fig. 7.

Since the comparator offset specs are substantially relaxed due to a low stage resolution and the DEC, comparator design in pipeline ADCs is far simpler than that of the flash ones, and usually does not impose limitation on the overall conversion speed or precision. It is how fast and how accurate the residue signals can be produced and sampled that determines the performance of a pipeline converter, especially for the first stage that demands the highest precision. Negative feedback is conventionally employed to stabilize the voltage gain and to broaden the amplifier bandwidth. It is expected that technology advancement will keep pushing the nondominant poles of these amplifiers to higher frequencies, hence offer the potential of a higher conversion speed.

Nonetheless, the above statement is true only when a close-to-minimum channel length is used. At these dimensions, the accompanying short-channel effects pose serious challenges to realizing high open-loop gain, low noise, and low power consumption simultaneously at

significantly reduced supply voltages. The tradeoff between speed, dynamic range, and precision will eventually place a fundamental limit on the resolution of pipeline converters attainable in ultra-deep-submicron CMOS technologies (Fig. 3a).

One such fundamental limit is the dynamic range. The sampling process inherent in switched-capacitor circuits introduces kT/C noise at each pipeline stage when a residue voltage is captured. The sampled noise usually comprises two major contributions – the channel noise of the switches and the amplifier noise. As the switch resistance is only weakly affected by technology scaling [97], it is expected that amplifier will become the dominant noise source in pipeline ADCs in deeply scaled technologies. Based on this observation, efforts were directed to search the optimum stage resolution n and scaling factor γ to minimize the total conversion power [53] [55]. It has been recently pointed out that, for a uniform n and γ , the total ADC power is expressed as

$$P = \text{SNR} \cdot kT \cdot f_s \cdot \left(\frac{V_{gs} - V_{Th}}{V_{DD}} \right) \cdot g(n, \gamma, \eta), \quad (3)$$

where f_s is the sample rate, $V_{gs} - V_{Th}$ is the overdrive voltage of the amplifier input transistors, and $\eta \in [0, 1]$ is the speed factor that models the parasitic loading effect depending on the conversion speed [36]. The evaluation of the function $g(\cdot)$ reveals that a choice of 2-3-bit/stage resolution yields the optimum architecture for high-speed pipeline converters.




Fig. 8. Optimizing the stage resolution and scaling factor of a pipeline ADC at different sample rate.

E. Oversampled Converter

As mentioned before, technology scaling is commensurate with high sample rate but not high resolution. One technique to trade speed for dynamic range is oversampling – circuit and quantization noises are spread out and later suppressed by a digital decimation filter. Noise shaping is often facilitated to push quantization noise (and part of the circuit noise) further out of the interested signal band. The noise shaper often takes the form of a sigma-delta modulator.

Although oversampling plus noise shaping enables the use of smaller capacitors, other design constraints of the modulator such as linearity share similar concerns as the

Nyquist converters.² Specifically, the signal swing at the amplifier output is increased due to the lag of the modulator feedback loop in response to a change in the input signal; a high oversampling ratio also stresses the amplifiers for settling speed. However, the decimation filter, being a digital circuit, greatly benefits from technology scaling. It is expected that oversampled ADCs will outperform pipeline converters for high-SNR applications in the near future.

F. Interleaved Converter

Interleaving was originally introduced to improve the power efficiency of a single-path converter as the sample rate is pushed close to the limit set by the fabrication technology [71]. Although the conversion speed of interleaved ADC arrays always surpass their single-path counterparts, the inherent problems of path mismatch and sample clock skew amongst the parallel paths substantially limit the attainable resolution of this converter. A single frontend SHA helps to mitigate the clock skew limitation but often has to be implemented in a different technology due to its high clock rate. Therefore, interleaved ADCs are suitable for 6-8-bit applications that require extremely high speed. Calibration is often engaged to improve the path matching condition. In spite of these difficulties, an interleaved pipeline converter clocked at 20 GS/s has recently been demonstrated [62].

G. Linearity Enhancement with Digital Techniques

It has long been noticed that conversion nonlinearity resulted from component mismatch (such as capacitor ratio errors) can be remedied by recording the error in a memory and successively removed by trimming or digital post processing [59] [91]. It is especially suitable to Nyquist A/D architectures that use an algorithmic approach (non flash-type). A genre of the techniques, a.k.a. digital calibration, were later proliferated to treat amplifier offset and gain errors, switch-induced errors in algorithmic and multi-stage ADCs, and the path mismatch problem in interleaved ADCs [49-52] [54-56] [58] [66] [67] [90]. The recent flurry of research activities in this direction is most likely motivated by Moore's law, which makes the digital calibration circuitry increasingly smaller and more power-efficient [27] [31-33] [35] [38-40] [46] [62] [63] [87] [89].

Just as the oversampling technique trades speed for SNR, the calibration technique can trade digital complexity for precision. Therefore it presents a major opportunity for the design of high-performance ADCs in ultra-deep-submicron CMOS. The combination of oversampling, noise shaping, calibration, and higher device f_T may constitute a viable approach for future high-DR, high-accuracy, and high-speed A/D converters. Hitherto, calibration works on $\Sigma\Delta$ converters have been reported [76] [84]. The concept of digital trimming was also recently reported in a folding ADC [11].

² Strictly speaking, only the front stage is subject to these constraints while the input-referred noise and nonlinearity of later stages are much attenuated by the front stage.

Nonetheless, digital treatment on error parameters that are supply voltage and temperature dependent poses serious challenges on the adaptation speed of the calibration algorithm used. This may limit the types of errors that can be reliably treated. The use of simple analog building blocks in the critical paths of high-precision converters also invites common-mode rejection-ratio (CMRR) and power-supply rejection-ratio (PSRR) issues that are typically not included in the calibration loop.

Scaling of Building Blocks

Technology scaling affects the design choices for various ADC building blocks. Amplifiers, sample-and-hold (S/H) circuits and comparators are common building blocks for many A/D architectures.

A. Operational Amplifier

In frontend S/H amplifiers or multi-stage ADCs, precision op amps are almost invariably employed to relay the input signal (or the residue signal) to the trailing conversion circuits. Negative feedback is usually engaged to establish signal transfer fidelity. Operating on the edge of the performance envelope, op amps exhibit intense tradeoffs amongst the dynamic range, linearity, settling speed, stability, and power consumption. As a result, the conversion accuracy and speed are often dictated by the performance of these amplifiers. While technology advancement offers an attractive reward of wider bandwidth, hence a higher sampling rate, with high f_T devices, concerns for matching, low intrinsic gain, hot carrier effect, and sensitivity to process variations often direct a seasoned designer away from using transistors of minimum channel lengths in high-performance op amps.

Nonetheless, resorting to long-channel devices has only a limited capability to recover the needed open-loop gain to achieve a 10-bit or higher conversion accuracy. Multi-stage amplifiers and gain-boosted single-stage amplifiers are becoming popular choices at low supply voltages. Although the necessity for frequency compensation renders a multi-stage amplifier less power-efficient, it may become the only viable op-amp architecture at a supply voltage of less than 1V. CMOS gain boosting (a.k.a. active cascode) exploits the fact that when the load is purely capacitive, the DC gain of an op amp can be increased by enhancing the cascoding effect using negative feedback [92]-[94]. The technique is effective in boosting the output resistance R_o with negligible effect on the effective G_m . Recently, it was demonstrated that further gain is attainable through a recursive gain-boosting technique [36]. The ultimate limit of this approach would be the direct current path to ground at the drains of the cascode devices due to hot carrier induced substrate current and the effective gate resistance due to oxide tunneling current.

In addition to various short-channel effects, the most prominent challenge presented by technology scaling is probably the reduced supply voltage. It has become increasingly difficult to maintain the dynamic range of an op amp while keeping its power consumption low. Recent

designs all exploited the differential topology to improve SNR and noise immunity. Stressed by the ever-decreasing supply voltage, pseudo-differential op amps have also been explored more frequently [36] [42] [43]. However, with this architecture, care must be exercised to regulate the common-mode biasing in a multi-stage ADC to avoid unnecessary accumulation of offset voltages. Switched op amp is another approach to achieve high output swing and to save power (it can also function as the sampling switch). While the slow turn-on following a complete op-amp turn-off lead to low conversion speeds in earlier works, a recent attempt demonstrated an 8-bit, 200-MS/s pipeline ADC with partially switched op amps [30].

B. Sample-and-Hold

Inherent to the A/D conversion process is a sample-and-hold (S/H) circuit that resides in the frontend of a converter (and also between stages in a multi-stage converter). In addition to suffering from additive circuit noise and signal distortion just as the rest of the converter does, the S/H also requires a precision time base to define the exact acquisition time of the input signal. The dynamic performance degradation of an ADC can often be attributed to the deficiency of the S/H circuit (and the associated buffer amplifier).

In CMOS technology, switched capacitors are the preferred implementation of the S/H circuits (Fig. 9). The performance of these samplers can be gauged by the small-signal bandwidth when the switches are on and the ratio of the gate capacitance of the switch to that of the sampling capacitor. Technology scaling reduces the associated capacitance while keeping the switch on-resistance nearly constant [97]; not only does this improve the tracking bandwidth of the S/H, it also alleviates the charge injection problem during the turn-off of the sampling switch, which typically results in distortion as the dynamics of the switch-off is quite signal-dependent (even with bottom-plate sampling). In other words, the increase of f_T through technology scaling improves the linearity of the sampling switch. A rule-of-thumb is to use minimum channel length for switches when no critical matching/leakage requirement is concerned.




Fig. 9. Top- (left) and bottom- (right) plate sampling.




Fig. 10. Concept of clock bootstrapping.

A prominent drawback of a simple S/H is the on-resistance variation of the input switch that introduces distortion. Technology scales the supply voltage faster than the threshold voltage, which results in a larger on-resistance variation in a switch. As a result, the bandwidth of the switch becomes increasingly signal dependent. Clock bootstrapping was introduced to keep the switch gate-source voltage constant [28] [44] [48] [55] [78] [83]. Care must be exercised to ensure that the reliability of the circuit is not compromised.

In most high-performance sampled-data acquisition interfaces, the sampling clock is derived directly or indirectly (e.g., through phase-locking) from an off-chip low-phase noise crystal oscillator. This setup often renders the on-chip clock buffer the dominant source of aperture jitter. The improvement of the rise/fall time of digital gates over each generation of technology desensitizes the clock buffer jitter performance to circuit and supply noises.

C. Preamp and Comparator

The offset in preamps and comparators constitutes the major source of error in flash-type converters. Simple differential structure with thin oxide devices will keep dominating the preamp architecture in newer technologies. Dynamic performance is crucial at high sample rates with high input frequencies. Circuit techniques addressing these issues [12] [20] will continue to be explored.

Summary

Sustained scaling of high-performance CMOS ADCs in the ultra-deep-submicron regime and the prospect for future performance attainable through technology scaling are analyzed and projected.

Acknowledgments

The authors are grateful to the funding supports provided by Intel Corp., Marco C2S2 and NSF EPDT #0238572.

References

Flash ADC

1. C. Paulus et al., "A 4GS/s 6b flash ADC in 0.13 μ m CMOS," *VLSI Symposium*, 2004, pp. 420-423.
2. K. Uyttenhove et al., "A 1.8-V 6-bit 1.3-GHz flash ADC in 0.25- μ m CMOS," *JSSC*, vol. 38, pp. 1115-1122, July 2003.
3. K. Sushihara et al., "A 7b 450MS/s 50mW CMOS ADC in 0.3mm²," *ISSCC*, 2002, pp. 170-171.
4. P. C. S. Scholtens et al., "A 6-b 1.6-Gsample/s flash ADC in 0.18- μ m CMOS using averaging termination," *JSSC*, vol. 37, pp. 1599-1609, Dec. 2002.
5. M. Choi et al., "A 6-b 1.3-GS/s A/D converter in 0.35- μ m CMOS," *JSSC*, vol. 36, pp. 1847-1858, Dec. 2001.
6. K. Sushihara, et al., "A 6b 800MS/s CMOS A/D converter," *ISSCC*, 2000, pp. 428-429.
7. K. Nagaraj, et al., "A dual-mode 700-MS/s 6-bit 200-MS/s 7-bit A/D converter in a 0.25- μ m digital CMOS process," *JSSC*, vol. 35, pp. 1760-1768, Dec. 2000.
8. S. Tsukamoto, et al., "A CMOS 6-b, 400-MS/s ADC with error correction," *JSSC*, vol. 33, pp. 1939-1947, Dec. 1998.
9. K. Kattmann et al., "A Technique for Reducing Differential Non-linearity Errors in Flash ADC," *ISSCC*, 1991, pp. 170-171.

Folding ADC

10. W. Zheng-Yu, et al., "A 600-MSPS 8-bit folding ADC in 0.18- μ m CMOS," *VLSI Symposium*, 2004, pp. 424-427.

11. R. C. Taft, et al., "A 1.8-V 1.6-GS/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency," *JSSC*, vol. 39, pp. 2107, Dec. 2004.
12. G. Geelen et al., "An 8b 600MS/s 200mW CMOS folding A/D converter using an amplifier preset technique," *ISSCC*, 2004, pp. 254-255.
13. M. Choe, et al., "A 13-b 40-MS/s CMOS pipelined folding ADC w/ background offset trimming," *JSSC*, vol. 35, p. 1781, Dec. 2000.
14. P. Vorenkamp et al., "A 12-b, 60-MS/s cascaded folding and interpolating ADC," *JSSC*, vol. 32, pp. 1876-1886, Dec. 1997.
15. K. Bult and et al., "An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm²," *JSSC*, vol. 32, pp. 1887-1895, Dec. 1997.
16. G. W. Venes and et al., "An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing," *JSSC*, vol. 31, pp. 1846-1853, Dec. 1996.
17. M. P. Flynn and et al., "CMOS folding A/D converters with current-mode interpolation," *JSSC*, vol. 31, pp. 1248-1257, Sept. 1996.
18. B. Nauta and et al., "A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter," *JSSC*, vol. 30, pp. 1302-1308, Dec. 1995.
19. R. J. Van De Plassche et al., "A high-speed 7 bit A/D converter," *JSSC*, vol. 14, pp. 938, Jun. 1979.

Subranging ADC

20. J. Mulder et al., "A 21-mW 8-b 125-MS/s ADC in 0.09-mm² 0.13- μ m CMOS," *JSSC*, vol. 39, pp. 2116-2125, Dec. 2004.
21. R. C. Taft et al., "A 100-MS/s 8-b CMOS subranging ADC with sustained parametric performance from 3.8 V down to 2.2 V," *JSSC*, vol. 36, pp. 331, Mar. 2001.
22. B. P. Brandt et al., "A 75-mW, 10-b, 20-MSPS CMOS subranging ADC with 9.5 effective bits at Nyquist," *JSSC*, vol. 34, pp. 1788-1795, Dec. 1999.
23. M. Yotsuyanagi et al., "Mixed-mode subranging CMOS A/D converter," *JSSC*, vol. 30, pp. 1533-1537, Dec. 1995.
24. C. Mangelsdorf et al., "A two-residue architecture for multistage ADCs," *ISSCC*, 1993, pp. 64-65.
25. K. Kusumoto et al., "A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC," *JSSC*, vol. 28, pp. 1200-1206, Dec. 1993.

Two-Step ADC

26. M. Clara et al., "A 1.8 V fully embedded 10 b 160 MS/s two-step ADC in 0.18 μ m CMOS," *CICC*, 2002, pp. 437-440.
27. H. van der Ploeg et al., "A 2.5-V 12-b 54-Msample/s 0.25- μ m CMOS ADC in 1-mm² with mixed-signal chopping and calibration," *JSSC*, vol. 36, pp. 1859-1867, Dec. 2001.
28. H. Pan et al., "A 3.3-V 12-b 50-MS/s ADC in 0.6- μ m CMOS with over 80-dB SFDR," *JSSC*, vol. 35, pp. 1769-1780, Dec. 2000.
29. R. Jewett et al., "A 12 b 128 MS/s ADC with 0.05 LSB DNL," *ISSCC*, 1997, pp. 138-139.

Pipeline ADC

30. H. Kim, "A 30mW 8b 200MS/s Pipelined CMOS ADC Using a Switched-Opamp Technique," *ISSCC*, 2005, pp. 284-285.
31. K. Nair et al., "A 96dB SFDR 50MS/s digitally enhanced CMOS pipeline A/D converter," *ISSCC*, 2004, pp. 456-457.
32. L. Hung-Chih et al., "A 15b 20MS/s CMOS pipelined ADC with digital background calibration," *ISSCC*, 2004, pp. 454-455.
33. C. R. Grace et al., "A 12b 80MS/s pipelined ADC with bootstrapped digital calibration," *ISSCC*, 2004, pp. 460-461.
34. B. Hernes et al., "A 1.2V 220MS/s 10b pipeline ADC implemented in 0.13 μ m digital CMOS," *ISSCC*, 2004, pp. 256-257.
35. E. Siragusa et al., "A digitally enhanced 1.8-V 15-bit 40-MS/s CMOS pipelined ADC," *JSSC*, vol. 39, pp. 2126-2138, Dec. 2004.
36. Y. Chiu et al., "A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR," *JSSC*, vol. 39, pp. 2139-2151, Dec. 2004.
37. A. Varzaghani et al., "A 600MS/s, 5-bit pipelined analog-to-digital converter for serial-link applications," *VLSI Symposium*, 2004, pp. 276-279.
38. Y. Chiu et al., "Least mean square adaptive digital background calibration of pipelined analog-to-digital converters," *TCAS-I*, vol. 51, pp. 38-46, Jan. 2004.
39. X. Wang et al., "A 12-bit 20-MS/s pipelined ADC with nested digital background calibration," *CICC*, 2003, pp. 409-412.

40. B. Murmann et al., "A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification," *JSSC*, vol. 38, p. 2040, Dec. 2003.
 41. B.-M. Min et al., "A 69-mW 10-bit 80-MS/s pipelined CMOS ADC," *JSSC*, vol. 38, pp. 2031-2039, Dec. 2003.
 42. J. Li et al., "A 1.8-V 67mW 10-bit 100MSPS pipelined ADC using time-shifted CDS technique," *CICC*, 2003, pp. 413-416.
 43. D. Miyazaki et al., "A 16mW 30MSample/s 10b pipelined ADC using a pseudo-differential architecture," *ISSCC*, 2002, pp. 174-175.
 44. W. Yang et al., "A 3-V 340-mW 14-b 75-MS/s CMOS ADC with 85-dB SFDR at Nyquist input," *JSSC*, vol. 36, p. 1931, Dec. 2001.
 45. M. Waltari et al., "1-V 9-bit pipelined switched-opamp ADC," *JSSC*, vol. 36, pp. 129-134, Jan. 2001.
 46. J. Ming et al., "An 8-bit 80-Msample/s pipelined ADC with background calibration," *JSSC*, vol. 36, pp. 1489-1497, Oct. 2001.
 47. L. Singer et al., "A 12b 65MS/s CMOS ADC with 82 dB SFDR at 120 MHz," *ISSCC*, 2000, pp. 38-39.
 48. M. Abo et al., "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," *JSSC*, vol. 34, pp. 599-606, May 1999.
 49. J. M. Ingino et al., "A continuously calibrated 12-b, 10-MS/s, 3.3-V ADC," *JSSC*, vol. 33, pp. 1920-1931, Dec. 1998.
 50. S.-U. Kwak et al., "A 15-b, 5-MS/s low-spurious CMOS ADC," *JSSC*, vol. 32, pp. 1866-1875, Dec. 1997.
 51. K. Nagaraj, "Area-efficient self-calibration technique for pipelined algorithmic A/D converters," *TCAS-II*, vol. 43, p. 540, July 1996.
 52. M. K. Mayes et al., "A 200-mW, 1-MS/s, 16-b pipelined A/D converter with on-chip 32-b microcontroller," *JSSC*, vol. 31, pp. 1862-1872, Dec. 1996.
 53. D. W. Cline et al., "A power optimized 13-b 5-MS/s pipelined ADC in 1.2- μ m CMOS," *JSSC*, vol. 31, pp. 294-303, Mar. 1996.
 54. T.-H. Shu et al., "A 13-b 10-MS/s ADC digitally calibrated with oversampling delta-sigma converter," *JSSC*, vol. 30, pp. 443-452, Apr. 1995.
 55. T. B. Cho et al., "A 10 b, 20 MS/s, 35 mW pipeline A/D converter," *JSSC*, vol. 30, pp. 166-172, Mar. 1995.
 56. N. Karanicolas et al., "A 15-b 1-MS/s digitally self-calibrated pipeline ADC," *JSSC*, vol. 28, pp. 1207-1215, Dec. 1993.
 57. S. H. Lewis et al., "A 10-b 20-MS/s analog-to-digital converter," *JSSC*, vol. 27, pp. 351-358, Mar. 1992.
 58. S.-H. Lee et al., "Digital-domain calibration of multistep analog-to-digital converters," *JSSC*, vol. 27, pp. 1679-1688, Dec. 1992.
 59. Y.-M. Lin et al., "A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- μ m CMOS," *JSSC*, vol. 26, pp. 628-636, Apr. 1991.
- Interleaved ADC**
60. S. Limotyrakis et al., "A 150MS/s 8b 71mW time-interleaved ADC in 0.18 μ m CMOS," *ISSCC*, 2004, pp. 258-259.
 61. Draxelmayr, "A 6b 600MHz 10mW ADC array in digital 90nm CMOS," *ISSCC*, 2004, pp. 264-265.
 62. K. Poulton et al., "A 20GS/s 8b ADC with a 1MB memory in 0.18 μ m CMOS," *ISSCC*, 2003, pp. 318-319.
 63. X. Jiang et al., "A 2GS/s 6b ADC in 0.18 μ m CMOS," *ISSCC*, 2003, pp. 322-323.
 64. S. M. Jamal et al., "A 10-b 120-MS/s time-interleaved analog-to-digital converter with digital background calibration," *JSSC*, vol. 37, pp. 1618-1627, Dec. 2002.
 65. W. Ellersick et al., "GAD: A 12-GS/s CMOS 4-bit A/D converter for an equalized multi-level link," *VLSI Symposium*, 1999, pp. 49-52.
 66. D. Fu et al., "A digital background calibration technique for time-interleaved analog-to-digital converters," *JSSC*, vol. 33, pp. 1904-1911, Dec. 1998.
 67. K. C. Dyer et al., "An analog background calibration technique for time-interleaved analog-to-digital converters," *JSSC*, vol. 33, pp. 1912-1919, Dec. 1998.
 68. K. Nagaraj et al., "A 250-mW, 8-b, 52-MS/s parallel-pipelined A/D converter with reduced number of amplifiers," *JSSC*, vol. 32, pp. 312-320, Mar. 1997.
 69. K. Nakamura et al., "An 85 mW, 10 b, 40 MS/s CMOS parallel-pipelined ADC," *JSSC*, vol. 30, pp. 173-183, Mar. 1995.
 70. CSG. Conroy et al., "An 8-b 85-MS/s parallel pipeline A/D converter in 1- μ m CMOS," *JSSC*, vol. 28, pp. 447-454, Apr. 1993.
 71. W. C. Black et al., "Time interleaved converter arrays," *JSSC*, vol. 15, pp. 1022-1029, Jun. 1980.
- Oversampled ADC**
72. R. Brewer, "A 100dB SNR 2.5MS/s Output Data Rate $\Delta\Sigma$ ADC," *ISSCC*, 2005, pp. 172-173.
 73. A. Bosi, "An 80MHz 4x Oversampled Cascaded $\Delta\Sigma$ -Pipelined ADC with 75dB DR and 87dB SFDR," *ISSCC*, 2005, pp. 174-175.
 74. K. Philips et al., "A continuous-time $\Sigma\Delta$ ADC with increased immunity to interferers," *JSSC*, vol. 39, pp. 2170-2178, Dec. 2004.
 75. P. Balmelli et al., "A 25-MS/s 14-b 200-mW $\Sigma\Delta$ Modulator in 0.18- μ m CMOS," *JSSC*, vol. 39, pp. 2161-2169, Dec. 2004.
 76. J. Silva et al., "Digital techniques for improved $\Delta\Sigma$ data conversion," *CICC*, 2002, pp. 183-190.
 77. R. Schreier et al., "A 10-300-MHz IF-digitizing IC with 90-105-dB dynamic range and 15-333-kHz bandwidth," *JSSC*, vol. 37, pp. 1636-1644, Dec. 2002.
 78. S. K. Gupta et al., "A 64-MHz clock-rate $\Sigma\Delta$ ADC with 88-dB SNDR and -105-dB IM3 distortion at a 1.5-MHz signal frequency," *JSSC*, vol. 37, pp. 1653-1661, Dec. 2002.
 79. Y. Geerts et al., "A high-performance multibit Delta-Sigma CMOS ADC," *JSSC*, vol. 35, pp. 1829-1840, Dec. 2000.
 80. Fujimori et al., "A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8x oversampling ratio," *JSSC*, vol. 35, pp. 1820-1828, Dec. 2000.
 81. Namdar et al., "A 400-MHz, 12-bit, 18-mW, IF digitizer with mixer inside a sigma-delta modulator loop," *JSSC*, vol. 34, pp. 1765-1776, Dec. 1999.
 82. V. Peluso et al., "A 900-mV low-power Delta-Sigma A/D converter with 77-dB dynamic range," *JSSC*, vol. 33, pp. 1887-1897, Dec. 1998.
 83. T. L. Brooks et al., "A cascaded sigma-delta pipeline ADC with 1.25 MHz signal bandwidth and 89 dB SNR," *JSSC*, vol. 32, pp. 1896-1906, Dec. 1997.
 84. J. W. Fattarusio et al., "Self-calibration techniques for a second-order multibit sigma-delta modulator," *JSSC*, vol. 28, pp. 1216-1223, Dec. 1993.
 85. P. Brandt et al., "A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion," *JSSC*, vol. 26, pp. 1746-1756, Dec. 1991.
 86. B. E. Boser et al., "The design of sigma-delta modulation analog-to-digital converters," *JSSC*, vol. 23, pp. 1298-1308, Jun. 1988.
- Other references**
87. Semiconductor Industry Association. International Technology Roadmap for Semiconductors. <http://www.sematech.org/>.
 88. L. Jipeng et al., "0.9V 12mW 2MSPS algorithmic ADC with 81dB SFDR," *VLSI*, 2004, pp. 436-439.
 89. O. E. Erdogan et al., "A 12-b digital-background-calibrated algorithmic ADC with -90-dB THD," *JSSC*, vol. 34, pp. 1812-1820, Dec. 1999.
 90. H.-S. Lee, "A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC," *JSSC*, vol. 29, pp. 509-515, Apr., 1994.
 91. H.-S. Lee et al., "A self-calibrating 15-bit CMOS ADC," *JSSC*, vol. 19, pp. 813-819, Jun. 1984.
 92. B. J. Hosticka, "Improvement of the gain of MOS amplifiers," *JSSC*, vol. sc-14, pp. 1111-1114, Dec. 1979.
 93. E. Sackinger et al., "A high-swing, high-impedance MOS cascode Circuit," *JSSC*, vol. 25, pp. 289-298, Feb. 1990.
 94. K. Bult et al., "A fast-settling CMOS op amp for SC circuits with 90-dB DC gain," *JSSC*, vol. 25, pp. 1379-1384, Dec. 1990.
 95. M. J. M. Pelgrom et al., "Transistor matching in analog CMOS applications," *IEDM*, 1998, pp. 915-918.
 96. M. J. M. Pelgrom et al., "Matching properties of MOS transistors," *JSSC*, vol. 24, pp. 1433-1439, May 1989.
 97. M. Steyaert et al., "Threshold voltage mismatch in short-channel MOS transistors," *Electronics Letters*, vol. 30, pp. 1546-1548, 1994.
 98. J. M. Rabaey et al., *Digital integrated circuits: a design perspective*, Upper Saddle River, N.J.: Pearson Education, 2003.
 99. C. Enz et al., "MOS transistor modeling for RF IC design," *JSSC*, vol. 35, pp. 186-201, Feb. 2000.
 100. A. A. Abidi, "High-frequency noise measurements on FETs with small dimensions," *TED*, pp. 1801-1805, Nov. 1986.
 101. R. Aparicio, "Capacity limits and matching properties of integrated capacitors," *JSSC*, vol. 37, pp. 384-393, Mar. 2002.