



FIGURE 1




A single loop circuit

FIGURE 2



Possible redundant elements added
 R_4 , R_5 , R_6 , R_7 and R_8

FIGURE 3



Possible redundant loops added
 $I_2 = I_3 = I_4 = 0$