
```
`timescale 10ns/1ps;
```

```
module integrator(out,funct,InitialOut,dt,clk,reset);
    output [17:0] out;
    input signed [17:0] funct;
    input [3:0] dt;
    input clk,reset;

    input signed [17:0] InitialOut;
    wire signed [17:0] InitialOut;

    reg signed [17:0] vlnew;

    reg signed [17:0] vl;
    reg [4:0] count;

    initial
    begin
        vl = 0;
        count = 0;
    end

    always @ (posedge clk)
    begin
        begin
            count <= count + 1;
            if (reset==0)
                begin

                    vl = InitialOut;
                    vlnew = InitialOut;
                    count = 0;

                end

            else if(count == 0)
                vl = vlnew;
            end
            vlnew = vl+(funct>>>dt);

        end

        assign out = vl;
    endmodule
```