



The output current  $I_{out}$  and the bias current  $I_p$  are related together according to the following equation (see Figure 3):

$$I_{out} = B(I_1 - I_2) = \frac{BI_p(e^{v_{in}/nV_T} - 1)}{(1+A) - (A-1)e^{v_{in}/nV_T}} \quad (3)$$

and, in the case of unitary gain  $B$  between output mirrors, for  $A$  typically in the range 0-0.9, the output maximum current is  $\frac{I_p}{1-A}$ . If  $A=0.9$ , the output current and, consequently,  $SR$  increase by a factor of 10.




Fig. 2 Current subtractor




Fig. 3 Symmetrical OTA with adaptive biasing

### c. Fully differential solution

A fully differential version of the proposed OTA has been developed through the elimination of the diode connection in  $M7$  transistor. A  $CMFB$  error amplifier has been added (see in Figure 7,  $R_1, R_2, M_{21}, M_{22}, M_{25}, M_{26}, I_{p1}, V_{ref}$ ).

### d. DC gain enhancement technique

By placing a negative resistance  $R_n$  in parallel with the output resistance of the amplifier (see Figure 4), the voltage gain is equal to [14]:

$$A_V = \frac{V_0}{V_{in}} = \frac{-g_{m1}}{g_{ds1} + 1/R + 1/R_n} \quad (4)$$

If the following relation is satisfied :

$$\frac{1}{R_n} = -\left(\frac{1}{R}\right) + g_{ds1}, \quad (5)$$

the voltage gain is ideally infinite and it is possible to obtain a DC gain enhancement also for low-voltage applications. This

methodology can be applied to the symmetrical OTA according to the topology shown in Figure 5, where the gates of  $M_{23}$  and  $M_{24}$  are connected to the drains of  $M_3$  and  $M_4$ . In this manner, at  $A$  and  $B$  nodes, a parallel resistance ( $1/g_{m_{23,24}}$ ) has been added. Transistors  $M_1, M_2, M_{23}, M_{24}$  constitute a positive feedback loop, where the direct path is characterized by  $A_d$  voltage gain and the feedback loop, formed by  $M_{23}, M_1$  and  $M_3$  ( $M_{24}, M_2$  e  $M_4$ ), has a gain equal to  $\beta$ . The overall gain is given by :

$$A = \frac{A_d}{1 - A_d\beta} = \frac{A_d}{1 - G_{loop}}, \quad (6)$$

where  $G_{loop}$  is the loop gain equal to  $A_d\beta$ . The gain  $A_d$  is equal to :

$$A_d = \frac{g_{m1}}{g_{m3} + g_{ds23} + g_{ds3} + g_{ds1}} \quad (7)$$

In order to calculate the loop gain  $G_{loop}$ , the input voltage has to be grounded and a signal has to be forced in an arbitrary node inside the same loop.  $G_{loop}$  is the ratio between the signal processed by the loop and the forced signal. Figure 6 shows the feedback branch structure. From the small-signal analysis we can write:

$$G_{loop} = \frac{V_{out}}{V_{in}} = \frac{g_{m23}}{g_{m3} + g_{ds23} + g_{ds3} + g_{ds1}} \quad (8)$$

From eq.(8) we have that  $G_{loop}$  is lower than 1 (so stability is assured) if  $g_{m3}$  is close to  $g_{m23}$ . In this case, since the overall gain  $A$  can be expressed as:

$$A = \frac{g_{m1}}{g_{m3} - g_{m23} + g_{ds23} + g_{ds3} + g_{ds1}} \approx \frac{g_{m1}}{g_{m3} - g_{m23}} \quad (9)$$

a condition on  $g_{m3}$  and  $g_{m23}$  values can be deduced. In particular, in order to avoid that the gain  $A$  becomes infinite or changes its sign,  $g_{m3}$  value has been designed lower than 94% of  $g_{m23}$  value.




Fig. 4 Gain enhancement through NIC (left: considered architecture; right: small-signal equivalent circuit)

## III. COMPLETE AMPLIFIER ARCHITECTURE

The complete amplifier architecture, implemented in its  $nMOS$ ,  $pMOS$  and rail-to-rail versions, according to the type of the input transistors, is described in the following.




Fig. 5 Negative compensated OTA




Fig. 6 Feedback branch structure  
(left: considered architecture; right: small-signal equivalent circuit)

### 1. N-MOS OTA architecture

The designed *nMOS* version adaptive-biased DC-enhanced fully differential symmetrical OTA is shown in Figure 7. *M1-M8* constitute the transistor of the original symmetrical OTA, while adaptive biasing is formed by *M13-M16* and *M17-M20* current subtractors and by *M3-M9*, *M3-M10*, *M4-M11* and *M4-M12* current mirrors. Transistors *M23* and *M24* allows to perform the DC enhancement, while *R1, R2* (1M $\Omega$  valued), *M21*, *M22*, *M25*, *M26*,  $I_{p1}$  and  $V_{ref}$  form the common mode feedback (CMFB) circuit.

### 2. N-MOS OTA stability

For the amplifier compensation it has not been applied a classical Miller compensation because the right half plane zero has not been nulled but has been designed at a frequency close to that related to the non-dominant pole, so to benefit of the lead effect. The choice of  $C_M=3$  pF and  $R_M=40$  k $\Omega$  allows to have a negative real part zero, so to have a partial compensation of non dominant pole effects on module and phase response. It can be demonstrated that the dominant and first non-dominant pole are given respectively by:

$$f_{p1} = \frac{I}{2\pi g_{m5} R_i R_u C_m}, \quad f_{p2} \approx \frac{g_{m5}}{2\pi C_u}, \quad (10)$$

being  $C_u$  the second-stage output capacitance,  $R_i$  the output resistance of the differential stage and  $R_u$  that at amplifier output while zero occurs at frequency:

$$f_z = \frac{g_{m5}}{2\pi C_m \left( R_m - \frac{I}{g_{m5}} \right)}, \quad (11)$$

so, knowing the operative values of conductances and transconductances of the main transistors, stability can be easily obtained. Simulations confirm that the presence of positive feedback loops in the circuit does not introduce significant latching and stability problems.

### 3. Rail-to-Rail Configuration

We have designed the *pMOS* version of the amplifier (through the implementation of the complementary circuit of the *nMOS* OTA) and, then, the rail-to-rail configuration placing in parallel the *nMOS* and *pMOS* stages. This latter circuit has the complete input and output dynamic range, a higher Slew-Rate (*SR*) and the complete common-mode control, even if stand-by power dissipation is higher.

## IV. SIMULATION RESULTS

The three designed OTA topologies have been simulated in a standard *CMOS* technology (*AMS* 0.35 $\mu$ m), having threshold voltages of 0.47V (*nMOS*) and -0.62V (*pMOS*). The circuits have been supplied at  $\pm 0.75$ V while load capacitance is 15pF, even if it is possible to drive capacitive loads up to 100pF (in the rail-to-rail version). Figure 8 shows the *SR* behaviour with and without the adaptive biasing for the rail-to-rail solution, showing a *SR* improvement, due to adaptive biasing application, of a factor of about 30. Table I shows the main simulation results, for single-ended ('s' subscribe) and differential ('d' subscribe) outputs. In Table II two significant quality factors (*FOM*, Figures of Merit) for both small ( $FOM_S$ ) and large ( $FOM_L$ ) signals, are reported and compared with other topologies presented in the literature, confirming the validity of the proposed solution.

Parameter	nMOS	pMOS	Rail to Rail
Static power dissipation	85 $\mu$ W	84 $\mu$ W	166 $\mu$ W
(DC-gain) <sub>s</sub>	73 dB	76 dB	75 dB
(DC-gain) <sub>d</sub>	79 dB	82 dB	81 dB
GBW <sub>s</sub>	2.5 MHz	3.5 MHz	4.6 MHz
GBW <sub>d</sub>	4.7 MHz	6.8 MHz	9.2 MHz
Phase-margin	74 $^\circ$	81 $^\circ$	89 $^\circ$
SR <sub>d+/-</sub> [V/ $\mu$ s]	17	25	40
CMRR	142 dB	136 dB	132 dB
PSRR+	107 dB	114 dB	147 dB
PSRR-	114 dB	109 dB	150 dB
Settling time (0.25%)	390 ns	410 ns	310 ns

Table I Main simulation results, for single-ended (s) and differential (d) outputs.

## V. CONCLUSIONS

We have designed an adaptive-biased fully-differential low-voltage low-power OTA topology with DC-gain enhanced characteristic. The proposed circuit can be utilized in applications such as biomedical and sensor interfaces, where power dissipation is a fundamental requirement for life time battery. Moreover, thanks to high *SR* and low settling time values, this solution is also suitable for applications that require good velocity and precision.




Fig. 7 Fully differential amplifier with adaptive biasing and enhanced DC-gain topology (nMOS version)

	FOM <sub>s</sub> GBW*Cloud/Power [(MHz*pF)/mW]	FOM <sub>L</sub> SR*Cloud/Power [(V/μs*pF)/mW]
This work nMOS	825	2985
This work pMOS	1217	4474
This work rail to rail	831	3614
[5]	800	2400
[6]	50	135
[11]	271	500
[12]	652	4000
[16]	272	400
[17]	1350	447

Table II FOM parameters comparison.




Fig. 8 SR behaviour with and without the adaptive biasing for the rail-to-rail solution

## REFERENCES

[1] A. Serdijn, A.C. van der Woerd, J.C. Kuenen, Low voltage low power analog integrated circuits, Kluwer Ac. Publ., Boston, 1995.  
 [2] M. A. T. Sanduleanu, E. A. J. R. van Tuijl, Power trade-offs and low-power in analog CMOS ICs, Kluwer Ac. Publish, Boston 2002.

[3] G. Ferri, N. Guerrini, Low voltage low power CMOS current conveyors, Kluwer Ac. Publish, Boston, 2003.  
 [4] R. Hogervorst, Design of CMOS operational amplifier cells, Delft Univ. Press, 1996.  
 [5] A. J. López-Martín, S. Baswa, J. Ramirez-Angulo, "Low-voltage power-efficient adaptive biasing for CMOS amplifiers and buffers", *Electronics Letters*, Vol.40, No.4, pp. 217-219, Feb. 2004.  
 [6] R. Klinke, B.J.Hosticka, H.J.Pfleiderer, "A very high slew rate CMOS operational amplifier" - *IEEE Journal of Solid State Circuits*, vol. 24, pp.744-746, 1989.  
 [7] G. Degrauwe, J. Rijmenants, E. A. Vittoz, H.DeMan, "Adaptive biasing CMOS amplifiers" - *IEEE Journal of Solid State Circuits*, vol. 17, pp.522-528, 1982.  
 [8] H. Parzhuber, W. Steinhagen, "An adaptive biasing one-stage CMOS operational amplifier for driving high capacitive loads"- *IEEE Journal of Solid State Circuits*, vol. 1, pp.1457-1460, 1991.  
 [9] G. Ferri, G. C. Cardarilli, "A 1.6V 80μW rail-to-rail constant-Gm bipolar adaptive biased Op-Amp input stage" - *Proc. ISCAS '98*, Monterey, May 1998.  
 [10] G. Giustolisi, G. Palmisano, G. Palumbo, T. Segreto: "1.2-V CMOS op-amp with a dynamically biased input stage"- *IEEE Journal of Solid State Circuits*, vol.1.35 n.4, pp.632-636, April 2000.  
 [11] C. Lin, M. Ismail: "A Low-voltage CMOS rail-to-rail class AB input-output op-amp with slew rate and settling enhancement" - *Proc. ISCAS '98*, Monterey, May 1998.  
 [12] G. Cardarilli, G. Ferri, F. Bordoni, "A low-voltage low-power rail-to-rail constant-Gm adaptive biased CMOS operational amplifier", *Proc. ICM conference*, Monastir, Tunisia, pp. 13 - 16, Dec. 1998  
 [13] J. Yan, R.L Geiger, "A high gain CMOS operational amplifier with negative conductance gain enhancement", *Proc. Custom Integrated Circuits Conference*, pp. 337 - 340, May 2002.  
 [14] J. Yan, R. L. Geiger, "A negative conductance voltage gain enhancement technique for low voltage high speed CMOS op amp design", *Proceedings of 2000 Midwest Symposium on Circuits and Systems*, August 2000.  
 [15] R. Laker, W. M. Sansen, Design of Analog Integrated Circuits and Systems, McGraw Hill 1994.  
 [16] H. T. Ng, R. M. Ziazadeh, D. J. Allstot, "A multistage amplifier technique with embedded frequency compensation", *IEEE Journal Solid-State Circuits*, vol. 34, pp. 339-347, Mar. 1999.  
 [17] H. Lee, P. K. T. Mok, "Active-feedback frequency compensation technique for low-power multistage amplifiers", *IEEE J. Solid-State Circuits*, vol. 38, pp. 511-520, Mar. 2003.