



Munich Personal RePEc Archive

## **Design method for two-Stage CMOS operational amplifier applying load/miller capacitor compensation**

Sadeqi, Abolfazl and Rahmani, Javad and Habibifar, Saeed  
and Ammar Khan, Muhammad and Mudassir Munir, Hafiz

Department of Electronic Engineering, Hadaf University, Sari, Iran,  
Department of Digital Electronics Engineering, Islamic Azad  
University, Science Research Branch, Tehran, Iran, Department of  
Electrical Engineering, Islamic Azad University Central Tehran  
Branch, Tehran, Iran, University of Electronic Science and  
Technology of China, China, Electrical Engineering Department,  
Sukkur IBA University, Pakistan

12 June 2020

Online at <https://mpra.ub.uni-muenchen.de/102931/>  
MPRA Paper No. 102931, posted 15 Sep 2020 17:34 UTC

# Design Method for Two-Stage CMOS Operational Amplifier Applying Load/Miller Capacitor Compensation

Abolfazl Sadeqi<sup>1</sup>, Javad Rahmani<sup>2\*</sup>, Saeed Habibifar<sup>3</sup>, Muhammad Ammar Khan<sup>4,5</sup>, Hafiz Mudassir Munir<sup>6</sup>

<sup>1</sup> Department of Electronic Engineering, Hadaf University, Sari, Iran

<sup>2</sup> Department of Digital Electronics Engineering, Islamic Azad University, Science & Research Branch, Tehran, Iran

<sup>3</sup> Department of Electrical Engineering, Islamic Azad University Central Tehran Branch, Tehran, Iran

<sup>4</sup> Department of Physical and Numerical Science, Qurtuba University of Science & Information Technology, D.I.Khan, Pakistan

<sup>5</sup> University of Electronic Science and Technology of China, China

<sup>6</sup> Electrical Engineering Department, Sukkur IBA University, Pakistan

Keywords	Abstract
CMOS Analog Integrated Circuit, Compensation Circuit, Miller Capacitor, Operational Amplifier, Nulling Resistor.	CMOS operational amplifiers (Op-amp) are present integral components in various analog circuit systems. Adding frequency compensation elements is the only critical solution for avoiding Op-amp instability. This article presents a designed two-stage CMOS Op-amp using a miller capacitor, a nulling resistor, and a common-gate current buffer for compensation purposes. All the design parameters of the proposed Op-amp were determined based on the corresponding equations of gain, slew rate, phase margin, power dissipation, etc. In order to verify the parameter values, the developed Op-amp circuit was simulated in HSPICE, possessing two critical characteristics: Op-amp with miller capacitor and a robust bias circuit. Afterwards, the expected values from the theoretical section were compared with simulation results thus proving that the advanced method in this paper was validly designed and implemented. This technique promises a real-world scale Op-amp with high unity-gain, excessive input common-mode range voltage, reasonable gain bandwidth, and a practicable slew rate.

## 1. Introduction

### 1.1. Lecture Review

Operational amplifiers (Op-Amps) are principal element in an analog system. System stability is fundamental in various research areas such as voltage stability employing voltage regulators and capacitors [1, 2]. A two-stage Op-amp utilizes miller compensation for stability, engendering a right half-plane (RHP) zero in the open-loop gain from a forward pass through the compensation capacitor, which, in turn, reduces the maximum gain-bandwidth (GBW). Several methods are applied to resolve the forward pass, including Nulling Resistor, Voltage Buffer, Current Buffer, and Current/Voltage Buffer. As the most popular and straightforward, the Nulling Resistor technique enables the

implementation of MOS transistors, creating a left half-plane (LHP) zero with increased gain-bandwidth. Inversely, Voltage Buffer proves higher gain-bandwidth, while Current Buffer technique, a common-gate, boasts remarkable efficiency of the gain-bandwidth and Power Supply Rejection Ratio (PSRR) performance [3]. Moreover, the Current Buffer method can be enhanced if the cascode differential stage is designed in place of a simple differential stage. The maximum gain-bandwidth is limited by the 2<sup>nd</sup> pole, which depends on the load capacitor. The current buffer can be divided into four segments: 1- Separate and additional common-gate stages (with an LHP Zero and without RHP zero) [4]. 2- Embedded in cascode first-stage loads (with an LHP Zero and without RHP zero) [5]. 3- Embedded in CASCODED differential pairs (with an LHP Zero and an RHP zero) [6]. 4- Current mirrors stages (with an LHP Zero

\* Corresponding Author: Javad Rahmani  
E-mail address: [javad.rahmani@srbiau.ac.ir](mailto:javad.rahmani@srbiau.ac.ir)

Received: 12 January 2020; Revised: 12 March 2020; Accepted: 12 June 2020  
<https://doi.org/>

Please cite this article as: A. Sadeqi, J. Rahmani, S. Habibifar, Design Method for Two-Stage CMOS Operational Amplifier Applying Load/Miller Capacitor Compensation, Computational Research Progress in Applied Science & Engineering, CRPASE: Transactions of Electrical, Electronic and Computer Engineering 6 (2020) 153–162.

and without RHP zero) [7]. The combination of all above methods with the addition of miller compensation is applied to compensate for the right half-plane zero. Furthermore, the Voltage Buffer system is significantly accurate, showcasing a simple common-drain, generating a left half-plane zero by higher gain-bandwidth. Although, GBW is equal in both the Nulling Resistors and Voltage Buffer approaches, the latter reduces the output swing [8-10].

In order to design the Op-amps that operate the negative-feedback connection, the frequency compensation is essential for close-loop stability [11, 12]. Frequency compensation produces a risk for other performance parameters; therefore, well-implemented Op-amp is required for a compensation strategy. However, attaching a miller capacitance series to the Nulling Resistor is one method of creating an RHP zero. Moreover, the minimal value of Miller capacitance is imperative in reducing noise and improving output power. Consequently, optimization of the noise and output power systems play major roles in the Op-amp design [13-16].

Two-stage CMOS is the most common configuration utilized when designing Op-amps [17]. The 1<sup>st</sup> stage is defined by a differential input and single-ended output, and the 2<sup>nd</sup> stage is considered as an inverted output stage. The gain of both stages is achieved between 40dB to 100dB. The addition of an RC network to the system results in frequency compensation, while removing the feed forward path from the 1<sup>st</sup> stage to the Op-amp, allows Op-amp to degrade the stability [18, 19]. During the designing stages, a well-known fault diagnosis method was utilized to check the designed Op-amps status [20, 21]. Output results of previous studies illustrated that the load capacitance increased up to 100PF can improve the frequency of PSRR [22]. **Designing a CMOS Op-amp with high unity-gain bandwidth, DC gain,** and output swing requires a two-stage amplifier. The problem with this configuration is reduced speed due to the extra poles and zeros. The result is found in cascode frequency compensation. This system displays greater speed and PSRR than miller compensation, adding a capacitor between the low impedance node of the 1<sup>st</sup> stage and output node of the 2<sup>nd</sup> stage. A potential advantage of this system is that the energy production takes place near the consumer, which can minimize the power losses in the distribution lines [23]. Hybrid cascode, a complicated method of cascode compensation, has higher amplifier bandwidth than the standard cascode approach and miller methodologies [24, 25]. **Two-stage Op-amps are selected in this study because of their improved DC gain and ample output swing.** Another method to improve frequency compensation is adding a miller capacitor to the Op-amps and using the objective function to obtain the threshold for the sale of reactive energy [26]. The issue of feedforward signal path that creates (RHP) zero in the Op-amp is addressed by designing a series resistor or voltage/current buffer with a miller capacitor [10].

### 1.2. Contributions

While it is important to consider all variables in a perfect design, this project focused on the optimization of the main simulated parameters as follows:

- Gain ( $A_v$ )
- Unity-gain frequency
- Power dissipation


- Input Common-Mode Range:  $V_{CMR}$
- Output swing:  $V_{out(max,min)}$
- Slew Rate: SR
- Phase margin:  $\phi_M$

More specifically, the acquired methodological technique was carried out in three goals:


**First goal:** Design and calculate the element values ( $W/L$ ,  $C_c$ , and  $R_b$ ) of the circuit depicted in Figure 1 and Figure 2 [27].

**Second goal:** Analyze the circuit and calculate the parameters, namely DC gain ( $A_0$ ), Power Supply Rejection Ratio (PSRR), Common-Mode Rejection Ratio (CMRR).

**Final goal:** Compare simulated and manual results.



**Figure 1.** Two-stage operational amplifier with miller capacitor and common-gate current buffer.




**Figure 2.** Operational amplifier with bias current circuit.

## 2. System Design and Modeling

### 2.1. Operational Amplifier Compensation

Typical two-stage Op-amp (Figure 1) can be illustrated as the following diagram [28]:



**Figure 3.** Typical two-stage Op-amp

According to Figure 4, the 1<sup>st</sup> stage is a differential amplifier, and the gain and pole frequency of this stage can be calculated by Eq. (1).




Figure 4. COMS differential input stage

$$A_1 = g_{m1} (r_{ds2} \parallel r_{ds1}), \omega_1 = \frac{1}{C_{out} (r_{ds2} \parallel r_{ds4})} \quad (1)$$

The dominant pole ( $C_{out}$ ) of this stage is defined for Derain-Bulk ( $C_{DB}$ ) capacitances of  $M_4$  and  $M_2$  transistors. The other pole and zero created by  $M_3$  and  $M_1$  can be disregarded. According to Figure 5, the 2<sup>nd</sup> stage is a common-source (C.S), and applying the composition of the cascade has capability to increase the gain, specifically after having compensation by miller in this stage. Although high gain leads to lower bandwidth, this article proposed the trade-off between gain and bandwidth. The gain and pole frequency of this stage is obtained by Eq. (2). The dominant pole is related to the Drain-Bulk capacitor ( $C_{DB}$ ) of  $M_6$  and  $M_7$  transistors [29].




Figure 5. Common-source amplifier stage.

$$A_2 = g_{m6} (r_{ds7} \parallel r_{ds6}), \omega_2 = \frac{1}{C_{out} (r_{ds5} \parallel r_{ds6})} \quad (2)$$

Single-stage amplifiers usually have an acceptable frequency response with a phase margin of  $90^\circ$ , supposing that GBW (gain-bandwidth) is 10 times more than pole value. According to the low DC gain of single-stage operational amplifiers, they require at least two or more stages to have a multipolar system. Poles contribute to the phase reduction and phase margin might incline to zero before reaching unity-gain frequency, therefore, negative or zero phase margin indicates an oscillated system. Compensation methods are explained by techniques and processes to increase the phase margin that causes the stability of close-loop circuit. After designing an Op-amp and its connections in the different stages, Op-amp would be exposed to instability. In this case, some methods were presented for compensation of this instability. Hence, two important methods are explained in the following.

### 2.1.1. Techniques of Operational Amplifier Compensation

#### - Parallel Compensation

In this primary technique of an Op-amp compensation, a capacitor is designed in parallel with an output load resistance of the common-source stage to correct the pole. Since implementing the large value of capacitances takes up

much of the space on a chip, this method is usually not approved in the integrated circuits [30].

#### - Pole Splitting\_Single Compensation Miller Capacitor (SCMC)

A miller compensation capacitor decreases the value of the dominant pole for a two-stage Op-amp and propels the output poles away from the source. This phenomenon is named pole splitting, and it is an accustomed method in the design of operational amplifiers. Moreover, a miller compensation capacitor ( $C_c$ ) is connected in parallel with the 2<sup>nd</sup> stage as demonstrated in Figure 6. Miller theory proved in Figure 7 that a parallel impedance with a gain stage can be replaced by two impedances located from input to ground and from output to ground.




Figure 6. Implementation of pole splitting (miller compensation)




Figure 7. Miller equivalent circuit in Figure 6

In this case, the equivalent input capacitor value is  $C_c(1+A)$  where  $A$  is the gain of a stage. In order to apply a large capacitance to decrease the dominant pole, another small capacitance (capacitor compensation) is required with a high gain. Before starting pole splitting, the pole values are:

$$\omega_1 = \frac{1}{R_1 C_1}, \omega_2 = \frac{1}{R_2 C_2} \quad (3)$$

Where  $C_1$ ,  $R_1$ ,  $C_2$ , and  $R_2$  are output resistances and capacitances of each stage. After compensation, these frequencies were changed as shown below:

$$\omega_1 = \frac{1}{R_1 (C_1 + C_c (1 + A))}, \omega_2 = \frac{1}{R_2 \left( C_2 + C_c \left( 1 + \frac{1}{A} \right) \right)} \quad (4)$$




Figure 8. Pole splitting

While increasing compensation leads to sustainability, decreasing the dominant pole caused bandwidth reduction. Therefore, this method drawback is existing some difficulties to maintain the bandwidth.

#### - Miller Capacitor Compensation with $R_z$

The presence of zero in the conversion function is able to increase the phase shift and the speed of reducing the gain value, in turn, causes the movement to an instability. There are some methods to eliminate this effect, and one of them is applying a series resistor with the miller capacitor. In this technique, the zero should be moved to remove the effect of the first non-dominant pole. In fact, the value of  $R_z$  is

selected to equalize the zero-frequency value with the first non-dominant pole-frequency value [31].




Figure 9. Adding the  $R_z$  in series with compensation capacitor

The advantages of an operational amplifier with current buffer are: 1- Good GBW, 2- High PSRR, 3- Improved slew rate (low  $C_c$  value), 4- Area efficient (low  $C_c$  value), 5- Power and area trade-off, 5- No output swing reduction (unlike voltage buffer), and its disadvantages are: 1- Gain reduction, 2- Low noise performance, 3- Increased offset.

### 2.1.2. Techniques of Operational Amplifier Design

To simplify the design process, many high-order effects were excluded, and the following equations were calculated in the simulation design [32].

$$I_D = \frac{u_{n,p} C_{ox}}{2} \left( \frac{W}{L} \right) V_{eff}^2, g_m = \sqrt{2u_{n,p} C_{ox} \frac{W}{L} I_D}, g_m = \frac{2I_D}{V_{eff}} \quad (5)$$

$$V_{eff} \xrightarrow{NMOS} V_{GS} - V_{th}, V_{eff} \xrightarrow{PMOS} V_{SG} - V_{th}$$




Figure 10. Two-stage CMOS Op-amp with a miller capacitor and a common-gate current buffer

According to Figure 11 and its conversion function (Eq. (6)), for a proper design of MOSFET,  $V_{eff}$  parameter should be defined between 200mV and 250V for ambient temperature.




Figure 11. Equivalent small-signal circuit of the Op-amp in Figure 10

$$A(s) \cong \frac{\omega_u}{s} \times \frac{1 + s \frac{C_c + C_{gs9}}{g_{m9}}}{s^2 \left( \frac{C_L C_{gs6}}{C_c g_{m6}} \times \frac{C_c + C_{gs9}}{g_{m9}} \right) + s \left( \frac{C_L C_{gs6}}{C_c g_{m6}} \times \frac{C_{gs6}}{g_{m6}} \right) + 1} \quad (6)$$

$$\omega_u \cong A_0 \omega_{p1} = \frac{g_{m1}}{C_c} \rightarrow A_0 = g_{m1} g_{m6} R_1 R_2, \omega \cong \frac{1}{g_{m6} R_1 R_2 C_c}$$

Where  $\omega_u$  is unity gain-frequency,  $A_0$  is the DC gain, and  $\omega_{p1}$  is dominant pole frequency.

#### - Operational Amplifier Equation

According to Figure 10,  $V_{HR}^{out}$  is calculated by Eq. (7).

$$V_{HR}^{out+} = V_{DD} - V_{out(max)}, V_{HR}^{out-} = V_{out(min)} - V_{SS} \quad (7)$$

$$V_{HR}^{out+} = V_{eff6}, V_{HR}^{out-} = V_{eff7}$$

#### - Common-Mode Range

According to Figure 10, the common-mode range is calculated by Eq. (8).

$$V_{HR}^{CM-} = V_{CM(min)} - V_{SS}, V_{HR}^{CM+} = V_{DD} - V_{CM(max)} \quad (8)$$

$$V_{HR}^{CM+} = V_{eff3} - V_m, V_{HR}^{CM-} = V_{eff5} + V_m + V_{eff1,2}$$

#### - Internal Slew Rate (SR)

The internal S.R is correlated to  $C_c$ .

$$SR = \frac{I_{D5}}{C_c} \quad (9)$$

#### - External Slew Rate

The external S.R is correlated to  $C_L$ .

$$SR = \frac{I_{D7} - I_{D5}}{C_L} \quad (10)$$

Eq. (11) is concluded by a combination of Eq. (9) and Eq. (10).

$$I_{D7} = SR(C_c + C_L), I_{D5} = 2I_{D1} = 2I_{D2} \rightarrow V_{eff} = \frac{SR}{\omega_u} \quad (11)$$

#### - Offset Voltage Minimization

Offset is created by the asymmetrical current in the output stage, for instance,  $I_{D6}$  and  $I_{D7}$  are asymmetrical with no input voltage.

$$\begin{cases} I_{D3} = I_{D4} = \frac{I_{D5}}{2}, V_{D54} = V_{SD3} \\ V_{SG6} = V_{SD4}, V_{SD3} = V_{SG3}, V_{SG3} = V_{SG6} \end{cases} \rightarrow \frac{I_{D6}}{I_{D3}} = \frac{2I_{D6}}{I_{D5}} = \frac{\left( \frac{W}{L} \right)_6}{\left( \frac{W}{L} \right)_3} \quad (12)$$

Reducing the asymmetrical current in the output stage:

$$\frac{I_{D7}}{I_{D5}} = \frac{\left( \frac{W}{L} \right)_7}{\left( \frac{W}{L} \right)_5} \rightarrow \frac{\left( \frac{W}{L} \right)_{5,8}}{2 \left( \frac{W}{L} \right)_{3,4}} = \frac{\left( \frac{W}{L} \right)_7}{\left( \frac{W}{L} \right)_6} \quad (13)$$

## 2.2. Spectrum Density of Input Thermal Noise

The spectrum density of input thermal noise is calculated by Eq. (14) for two-stage Op-amp.

$$S_n(f) = 4kT \left\{ 2 \left( \frac{2}{3g_{m1,2}} \right) \left[ 1 + \frac{g_{m3,4}}{g_{m1,2}} \right], g_{m3} = \frac{C_c SR}{V_{HR}^{CM+} + V_{th}} \right. \\ \left. S_n(f) = 4kT \left\{ 2 \left( \frac{2}{3\omega_u C_c} \right) \left[ 1 + \frac{SR}{\omega_u (V_{HR}^{CM+} + V_{th})} \right] \right. \right. \quad (14)$$

According to Figure 10, the Op-amp power dissipation and according slew rate is:

$$P = (2I_{D5} + I_{D7})V_{sup} \rightarrow P = SR(3C_c + C_L)V_{sup} \quad (15)$$

## 2.3. Compensation and Phase Margin Technique

According to Eq. (6), all the non-dominant poles were equal and real, and  $P_3$  removed the conversion function of the limited pole, and final conversion function and phase margin were acquired by following equations.

$$\frac{g_{m9}}{C_c + C_{gs9}} = \frac{g_{m6}}{C_{gs6}} \quad (16)$$

$$B(s) = s^2 \left( \frac{C_L C_{gs6}}{C_c g_{m6}} \times \frac{C_c + C_{gs9}}{g_{m9}} \right) + s \left( \frac{C_L C_{gs6}}{C_c g_{m6}} + \frac{C_{gs6}}{g_{m6}} \right) + 1$$

$$p_3 = -\frac{g_{m9}}{C_c + C_{gs9}} = -\frac{g_{m6}}{C_{gs6}}, p_2 = -\frac{g_{m6} C_c}{C_{gs6} C_L}, z = -\frac{g_{m9}}{C_c + C_{gs9}} \quad (17)$$

$$A(s) \cong \frac{\omega_u}{s} \times \frac{1}{1 - \frac{s}{P_2}}, \phi_M = \tan^{-1} \left| \frac{P_2}{\omega_u} \right| = \tan^{-1} \frac{\omega_{T6} C_c}{\omega_u C_L} \quad (18)$$

$$\omega_{T6} = \frac{g_{m6}}{C_{gs6}} = \frac{3u_p V_{eff6}}{2L_6^2}, L_6 = \sqrt{\frac{3u_p V_{eff6} C_c}{2\omega_u C_L \tan \phi_M}} \\ I_{D9} = \frac{(\tan \phi_M \omega_u C_L)^2 \left( C_c + \frac{2}{3} W_9 L_9 C_{ox} \right)^2}{2u_n C_{ox} \left( \frac{W_9}{L_9} \right)} \quad (19)$$

Eq. (19) indicates a trade-off between the power dissipation and compensation circuit level on the chip.

## 3. Theoretical Analysis

The designed circuit was carried out in six sections, as shown in Figure 12:

1.  $M_1$  &  $M_4$  transistors: Differential input stage.
2.  $M_6$  &  $M_7$  transistors: High-gain amplifier stage.
3.  $M_7$ ,  $M_8$ ,  $M_5$  &  $M_{b1}$ - $M_{b10}$  transistors: Bias current supply of transistor.
4.  $M_9$  transistor: Resistance.
5.  $M_1$  &  $M_2$  gate of the transistors: Input bases.
6.  $M_7$  &  $M_6$  drain of the transistors: Output bases.




Figure 12. Op-amp with a robust bias circuit

According to Table 1, the parameters shown in Figure 12 have to be calculated in the first step, and the design process might be modified to improve the output results. Initial assumptions for NMOS and PMOS transistors are considered:

$$\xrightarrow{NMOS} K_n = 146.1 \frac{\mu A}{V^2}, \lambda_n = 0.3 V^{-1}, v_{thn} = 0.7V$$

$$\xrightarrow{PMOS} K_p = 47 \frac{\mu A}{V^2}, \lambda_p = 0.3 V^{-1}, v_{thp} = -0.9V$$

Table 1. Calculated parameters for the design process

$C_c$ (PF)	$I_5$ ( $\mu A$ )	$I_1=I_2$ ( $\mu A$ )	$I_3=I_4$ ( $\mu A$ )	$I_6$ ( $\mu A$ )
1	5.5	2.75	2.75	44.7
$\left(\frac{W}{L}\right)_{1,2}$	$\left(\frac{W}{L}\right)_5$	$\left(\frac{W}{L}\right)_6$	$\left(\frac{W}{L}\right)_{3,4}$	$\left(\frac{W}{L}\right)_7$
1.22	4.81	47.6	2.92	41.62
$\left(\frac{W}{L}\right)_8$	$\left(\frac{W}{L}\right)_9$	$\left(\frac{W}{L}\right)_{b1-b4}$	$\left(\frac{W}{L}\right)_{b5}$	$\left(\frac{W}{L}\right)_{b6-b7}$
4.81	2.7	1.6	6.4	131
$\left(\frac{W}{L}\right)_{b8}$			$\left(\frac{W}{L}\right)_{b9-b10}$	
27			2.3	

### 3.1. Voltage Gain

$$A_v = \frac{V_{out}}{V_{in}} = \frac{g_{m2}}{g_{ds2} + g_{ds4}} \times \frac{g_{m6}}{g_{ds6} + g_{ds7}} = 82.23 \text{ dB} \quad (20)$$

### 3.2. Input Common-Mode Range

$$\left\{ \begin{aligned} ICMR^+ &= V_{DD} - |V_{t3}| - \sqrt{\frac{2I_3}{K_3 \left(\frac{W}{L}\right)_3}} + V_{t1} = 2.1 \text{ V} \\ ICMR^- &= V_{SS} - \sqrt{\frac{2I_5}{K_n \left(\frac{W}{L}\right)_5}} + \sqrt{\frac{2I_1}{K_n \left(\frac{W}{L}\right)_1}} + V_{t1} = 2.1 \text{ V} \end{aligned} \right. \quad (21)$$

### 3.3. Power Dissipation

$$\begin{cases} P_{diss}^+ = V_{DD}(I_8 + I_5 + I_6 + I_{b6}) = 155.475 \mu W \\ P_{diss}^- = V_{SS}(I_8 + I_5 + I_6 + I_{b6}) = 155.475 \mu W \\ \rightarrow P_{diss}^s = 310.95 \mu W \end{cases} \quad (22)$$

### 3.4. Maximum Amplitude of Symmetrical Output Signal


$$\begin{cases} V_{O(\max)} = V_{DD} - \sqrt{\frac{2I_6}{K_p \left(\frac{W}{L}\right)_6}} = 2.31 V \\ V_{O(\min)} = V_{SS} + \sqrt{\frac{2I_7}{K_n \left(\frac{W}{L}\right)_7}} = 2.37 V \end{cases} \quad (23)$$

### 3.5. Slew Rate

$$\begin{cases} \text{Internal } S.R = \frac{I_5}{C_C} = 5.5 V / \mu \text{sec} \\ \text{External } S.R = \frac{I_6}{C_L} = 8.94 V / \mu \text{sec} \end{cases} \quad (24)$$

### 3.6. Common-Mode Rejection Ratio (CMRR)

Equations of the common-mode and differential gains are calculated based on Figure 13(a) and (b).




**Figure 13.** Equivalent circuit for calculating (a) differential gain of the 1<sup>st</sup> stage; (b) common-mode gain of the 1<sup>st</sup> stage

$$\begin{cases} |A_d| = \frac{V_{out1}}{V_{in}(\text{differential})} = \frac{gm_2}{g_{ds4} + g_{ds5}} \cong 279.63 \\ |A_c| = \frac{V_{out1}}{V_{in}(\text{differential})} \cong \frac{r_{ds4}}{2r_{ds5}} = \frac{g_{ds5}}{2g_{ds4}} = 1 \end{cases} \rightarrow CMRR = \left| \frac{A_d}{A_c} \right| = 280 \cong \underline{49 \text{ dB}} \quad (25)$$

### 3.6. Spectrum Density of Input Thermal Noise

$$\begin{cases} S_n(f) = 4kT \left\{ 2 \left( \frac{2}{3\omega_u C_C} \right) \right\} \left[ 1 + \frac{SR}{\omega_u (V_{HR}^{CM+} + V_{th})} \right] \\ V_{HR}^{CM+} = V_{eff3} - V_{thn} = -0.25 V \\ \rightarrow S_n(f) = 4.55 \times 10^{-17} \end{cases} \quad (26)$$

After determining all the parameters in the theoretical section, Figure 14 was simulated in HSPICE software to authenticate all the calculated elements in the two-stage CMOS operational amplifier employing the current buffer.




**Figure 14.** Two-stage CMOS operational amplifier employing the current buffer

## 4. Simulation Analysis


The aim of the simulation analysis using HSPICE software is to verify the simulated parameters with their values in Table 1.

### 4.1. Two-Stage Operational Amplifier without Compensation

First, a two-stage Op-amp was studied without compensation based on Figure 14. its gain value and frequency response were then checked, compensation was added to the circuit, and the two were compared. The following figures prove that amplifier gain is 79.3dB, and Figure 15 illustrates the frequency response, phase margin, gain margin, GBW for operational amplifier without compensation.



(a)



(b)


**Figure 15.** Parameter values of two-stage operational amplifier without compensation

Notably, this circuit is not perfectly stable, and it might fluctuate during the time. Table 2 is extracted from Figure 15.

**Table 2.** Small signal (AC) analysis of the circuit without compensation


Gain Bandwidth	$\omega$ -3dB	Unity Gain	Phase Margin	Gain
7MHz	5.2kHz	-16dB	50°	79.3dB

#### 4.2. Two-stage Operational Amplifier with Miller Capacitor and Nulling Resistor




**Figure 16.** Two-stage operational amplifier employing miller capacitor and nulling resistor

In this design, the nulling resistor and miller capacitor were defined as  $R_z = 94k\Omega$  and  $C_c = 0.5PF$ . Figure 17 illustrates the AC analysis of the operational amplifier shown in Figure 16. The values of the obtained parameters are grouped in Table 3.



(a)



(b)

**Figure 17.** Parameter values of two-stage operational amplifier without  $C_c$  capacitor and  $R_z$  resistor


**Table 3.** Small signal (AC) analysis of the circuit with compensation ( $C_c$  and  $R_z$ )

Gain Bandwidth	$\omega$ -3dB	Unity Gain	Phase Margin	Gain
5.9MHz	4.98kHz	-22dB	62°	79.5dB

After comparing Table 2 and Table 3, adding compensation reduced the gain bandwidth,  $\omega$ -3dB, and unity gain and increased the gain and phase margin.

#### 4.3. Two-stage Operational Amplifier Employing Current Buffer with Compensation


According to Figure 10, this section depicts two-stage Op-amp with miller capacitor and common-gate current buffer, and its analysis is similar to the simulated open-loop operational amplifier as demonstrated in Figure 18. After simulating this circuit in HSPICE, the parameters for nine transistors were acquired listed in Table 4. Afterward, the AC and DC analyses are shown in Figure 19, and  $500.0736\mu W$  was calculated as a total power dissipation in the circuit.



**Figure 18.** Proposed structure for simulated open-loop frequency response of operational amplifier

**Table 4.** Important parameters of nine transistors in Figure 10

Parameter	M <sub>1</sub> NMOS	M <sub>2</sub> NMOS	M <sub>3</sub> PMOS	M <sub>4</sub> PMOS	M <sub>5</sub> NMOS	M <sub>6</sub> PMOS	M <sub>7</sub> NMOS	M <sub>8</sub> NMOS	M <sub>9</sub> NMOS
Legion	Saturation	Linear							
W/L	1.4/2	1.4/2	1.8/1	1.8/1	1.6/1	85/2.2	21.45/1	1.6/1	27/1
Id (mA)	0.93	0.93	-0.93	-0.93	1.86	-93.38	93.38	1.88	1
gm	11	11	10.91	10.91	23.21	499.86	619.18	23.44	3.71
Vds (V)	2.46	2.46	-1.35	-1.35	1.17	-2.43	2.56	1.35	950μ
Vgs (V)	1.32	1.32	-1.35	-1.35	1.35	-1.35	1.35	1.35	1.36
Vth (V)	1.18	1.18	-1.21	-1.21	1.21	-1.02	1.08	1.21	1.08
gds (V)	44.12n	44.12n	47.47n	47.47n	141.2n	2.02μ	4.35μ	139.1n	1.04m




**Figure 19.** Op-amp frequency response in Figure 18

The phase and bode plots are delineated in Figure 19 for 2.5V and 25°C. According to this figure, the open-loop gain is ~79.5dB, and the phase margin is 65°.

#### 4.4. Transient Results and Slew Rate


The transient results of Figure 10 will be explained in the following which has output swing voltage of 934mV and gain of 79.4dB.



**Figure 20.** Transient results of Op-amp shown in Figure 10

$$\begin{cases} V_{out} = 934mV \\ V_{in} = 0.1mV \end{cases} \rightarrow Gain = \frac{934}{0.1} = 9340 \cong 79.4dB \quad (27)$$

For analyzing the slew rate, a signal was applied to the input, and the output signal was observed according to the input signal. The positive and negative slew rate was simulated based on Figure 18, and the obtained results ( $SR^+=3.43V/\mu\text{sec}$ ,  $SR^-=3.03V/\mu\text{sec}$ ) were demonstrated in Figure 21.



**Figure 21.** Calculating the slew rate in Op-amp with current buffer and miller capacitor

#### 4.5. Comparison of Frequency Responses by Changing the Load and Compensation Capacitors Values

Table 5 indicates the various frequency responses when the values of load and compensation capacitors ( $C_L$  and  $C_C$ ) are changed. The best values of both capacitors were selected after comparing the simulated parameters by HSPICE.

**Table 5.** Comparison of simulated parameters by changing the load and compensation capacitors

		Gain Bandwidth	Phase Margin	Unity Gain
$C_L$ (PF)	1	3.16 MHz	80°	-28dB
	5	2.9 MHz	65°	-28dB
	10	2.56 MHz	62°	-28dB
$C_C$ (PF)	0.25	4.17 MHz	40°	-28dB
	0.5	2.9 MHz	65°	-28dB
	1	1.65 MHz	80°	-28dB

Finally, all theoretical and simulated elements are listed in Table 6. This table proves that the proposed method optimized the final results of each parameter of the Op-amp circuit system. While in the theoretical section, some transistor parameters had approximation to calculate the corresponding equation, the ultimate results were ideally acquired. However, if this technique is utilized by a manufacturer in a real-world scenario, the simulated output will exceed the expected results. Hence, due to the limitations and failure of constructing the Op-amp system, the reasonable and acceptable results can be achieved.

**Table 6.** Comparison of the expected values of proposed Op-amp parameters with theoretical and simulated results

Parameter	Expected Value <sup>[27]</sup>	Theoretical Value	Simulated Value
$A_v$	$\geq 80\text{dB}$	82.23dB	79.5dB
GBW	5MHz	4.99MHz	2.9MHz
$P_{\text{diss}}$	378 $\mu\text{W}$	310 $\mu\text{W}$	500.07 $\mu\text{W}$
Input			
Common-mode Range (ICMR)	$\pm 1.5\text{V}$	$\pm 2.1\text{V}$	2, -1.7V
Output Swing	$\pm 2.3\text{V}$	2.31,- 2.37V	2.41, -2.27V
Slew Rate	$\pm 5.5\text{V}/\mu\text{sec}$	5.5V/ $\mu\text{sec}$	3.43V/ $\mu\text{sec}$
Phase Margin	65°	-	65°

## 5. Conclusion

The technique proposed in [27] for two-stage operational amplifier with a miller capacitor and a current buffer was developed in this article. All parameters, including gain, GBW, phase margin, power dissipation, ICMR, output swing, slew rate, etc. were calculated theoretically using relative equations. The main elements of all transistors in the circuit were subsequently determined and optimized based on these values. Afterward, the developed Op-amp system was simulated by HSPICE to authenticate the theoretical results. Moreover, major parameters of nine transistors and other factors were obtained through the simulation results and compared with the hypothetical output. Ultimately, comparison between the simulated/theoretical and expected achievements proves that the exceptional method in this study optimized all the elements in the Op-amp circuit design. Hence, this circuit benefits manufacturers in amplifier construction, utilizing current buffers on a practical level by reducing faults and increasing the safety and accuracy of integrators and voltage comparators.

## References

- [1] S. Mahdavi and A. Dimitrovski, "Integrated Coordination of Voltage Regulators with Distributed Cooperative Inverter Control in Systems with High Penetration of DGs," in *2020 IEEE Texas Power and Energy Conference (TPEC)*, 2020, pp. 1-6.
- [2] S. Mahdavi and A. Dimitrovski, "Coordinated voltage regulator control in systems with high-level penetration of distributed energy resources," in *2019 North American Power Symposium (NAPS)*, 2019, pp. 1-6.
- [3] J. Rahmani, A. Sadeqi, and D. N. Ayeh Mensah, "Self-Healing in LTE networks with unsupervised learning techniques," 2020.
- [4] M. Ketabdar, "Numerical and Empirical Studies on the Hydraulic Conditions of 90 degree converged Bend with Intake," *International Journal of Science and Engineering Applications*, vol. 5, pp. 441-444, 2016.
- [5] A. K. Moghaddam, M. Ketabdar, S. Amir Ahmadian, P. Hoseini, and M. Pishdadakhgari, "Experimental survey of energy dissipation in nappe flow regime in stepped spillway equipped with inclined steps and sill," 2017.
- [6] M. Khatibi, F. Rahmani, and T. Agarwal, "Comparative Analysis of Power System Model Reduction," *arXiv preprint arXiv:2004.04112*, 2020.
- [7] F. Rahmani, "Electric Vehicle Charger based on DC/DC Converter Topology," *International Journal of Engineering Science*, vol. 18879, 2018.
- [8] G. Palmisano and G. Palumbo, "A compensation strategy for two-stage CMOS opamps based on current buffer," *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, vol. 44, pp. 257-262, 1997.
- [9] G. Palmisano, G. Palumbo, and S. Pennisi, "Design procedure for two-stage CMOS transconductance operational amplifiers: A tutorial," *Analog Integrated Circuits and Signal Processing*, vol. 27, pp. 179-189, 2001.
- [10] P. J. Hurst, S. H. Lewis, J. P. Keane, F. Aram, and K. C. Dyer, "Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 51, pp. 275-285, 2004.
- [11] A. Asrari, M. Mustafa, M. Ansari, and J. Khazaei, "Impedance analysis of virtual synchronous generator-based vector controlled converters for weak AC grid integration," *IEEE Transactions on Sustainable Energy*, vol. 10, pp. 1481-1490, 2019.
- [12] M. Naddaf-Sh, S. Hosseini, J. Zhang, N. A. Brake, and H. Zargarzadeh, "Real-Time Road Crack Mapping Using an Optimized Convolutional Neural Network," *Complexity*, vol. 2019, 2019.
- [13] J. Mahattanakul and J. Chutichatuporn, "Design procedure for two-stage CMOS opamp with flexible noise-power balancing scheme," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 52, pp. 1508-1514, 2005.
- [14] M. Sajjadi and H. Seifi, "Governor Parameter Estimation Considering Upper/Lower Production Limits," in *2019 IEEE Milan PowerTech*, 2019, pp. 1-6.
- [15] H. Pourgharibshahi, M. T. Andani, Z. Ramezani, K. Yousefpour, T. Pourseif, and L. Ghorbanzadeh, "Controller Design of Voltage Source Converter Using Nyquist Array," in *2018 Clemson University Power Systems Conference (PSC)*, 2018, pp. 1-6.
- [16] I. Aminzadeh, L. Ghorbanzadeh, and M. E. Magana, "Design and optimisation for a piezoelectric frame to harvest energy from structure vibrations," *International Journal of Ambient Energy*, pp. 1-13, 2020.
- [17] F. Saffdarian and A. Kargarian, "Temporal Decomposition-Based Stochastic Economic Dispatch for Smart Grid Energy Management," *IEEE Transactions on Smart Grid*, 2020.
- [18] M. Khatibi and S. Ahmed, "Optimal resilient defense strategy against false data injection attacks on power system state estimation," in *2018 IEEE Power & Energy Society Innovative Smart Grid Technologies Conference (ISGT)*, 2018, pp. 1-5.
- [19] M. Khatibi and S. Ahmed, "Impact of Distributed Energy Resources on Frequency Regulation of the Bulk Power System," *arXiv preprint arXiv:1906.09295*, 2019.
- [20] S. R. Hashemi, R. Esmaeeli, A. Nazari, H. Aliniagerdroudbari, M. Alhadri, W. Zakri, et al., "A Fast Diagnosis Methodology for Typical Faults of a Lithium-Ion Battery in Electric and Hybrid Electric Aircraft," *Journal of Electrochemical Energy Conversion and Storage*, vol. 17, 2019.
- [21] S. R. Hashemi, R. Esmaeeli, H. Aliniagerdroudbari, M. Alhadri, H. Alshammari, A. Mahajan, et al., "New Intelligent Battery Management System for Drones," in *ASME International Mechanical Engineering Congress and Exposition*, 2019, p. V006T06A028.
- [22] B. K. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," *IEEE journal of solid-state circuits*, vol. 18, pp. 629-633, 1983.
- [23] S. Dolatiary, J. Rahmani, and Z. Khalilzad, "Optimum location of DG units considering operation conditions," 2018.
- [24] M. Yavari, O. Shoaie, and F. Svelto, "Hybrid cascode compensation for two-stage CMOS operational amplifiers," in *2005 IEEE International Symposium on Circuits and Systems*, 2005, pp. 1565-1568.
- [25] N. S. Gilani, M. T. Bina, F. Rahmani, and M. H. Imani, "Data-mining for Fault-Zone Detection of Distance Relay in

- FACTS-Based Transmission," in *2020 IEEE Texas Power and Energy Conference (TPEC)*, 2020, pp. 1-6.
- [26] E. Bakker, V. Deljou, and J. Rahmani, "Optimal Placement of Capacitor Bank in Reorganized Distribution Networks Using Genetic Algorithm," *International Journal of Computer Applications Technology and Research (IJCATR)*, vol. 8, pp. 2319-8656, 2019.
- [27] J. Mahattanakul, "Design procedure for two-stage CMOS operational amplifiers employing current buffer," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 52, pp. 766-770, 2005.
- [28] F. Rahmani, F. Razaghian, and A. Kashaninia, "Novel Approach to Design of a Class-EJ Power Amplifier Using High Power Technology," *World Academy of Science, Engineering and Technology, International Journal of Electrical, Computer, Energetic, Electronic and Communication Engineering*, vol. 9, pp. 541-546, 2015.
- [29] J. Rahmani, E. Sadeghian, and S. Dolatiary, "Comparison between ideal and estimated pv parameters using evolutionary algorithms to save the economic costs," 2018.
- [30] H. Shokouhandeh, M. Ghaharpour, H. G. Lamouki, Y. R. Pashakolaei, F. Rahmani, and M. H. Imani, "Optimal Estimation of Capacity and Location of Wind, Solar and Fuel Cell Sources in Distribution Systems Considering Load Changes by Lightning Search Algorithm," in *2020 IEEE Texas Power and Energy Conference (TPEC)*, 2020, pp. 1-6.
- [31] S. López, U. Koç, E. Bakker, and J. Rahmani, "Optimization of Lift Gas Allocation using Evolutionary Algorithms," 2019.
- [32] F. Rahmani, F. Razaghian, and A. Kashaninia, "High Power Two-Stage Class-AB/J Power Amplifier with High Gain and Efficiency," 2014.