

## FEATURES

- Voltage Noise
  - 1.1nV/ $\sqrt{\text{Hz}}$  Max. at 1kHz
  - 0.85nV/ $\sqrt{\text{Hz}}$  Typ. at 1kHz
  - 1.0nV/ $\sqrt{\text{Hz}}$  Typ. at 10Hz
  - 35nV<sub>p-p</sub> Typ., 0.1Hz to 10Hz
- Voltage and Current Noise 100% Tested
- Gain-Bandwidth Product
  - LT1028: 50MHz Min.
  - LT1128: 13MHz Min.
- Slew Rate
  - LT1028: 11V/ $\mu\text{s}$  Min.
  - LT1128: 5V/ $\mu\text{s}$  Min.
- Offset Voltage: 40 $\mu\text{V}$  Max.
- Drift with Temperature: 0.8 $\mu\text{V}/^\circ\text{C}$  Max.
- Voltage Gain: 7 Million Min.
- Available in 8-Pin SO Package

## APPLICATIONS


- Low Noise Frequency Synthesizers
- High Quality Audio
- Infrared Detectors
- Accelerometer and Gyro Amplifiers
- 350 $\Omega$  Bridge Signal Conditioning
- Magnetic Search Coil Amplifiers
- Hydrophone Amplifiers

## DESCRIPTION

The LT1028(gain of  $-1$  stable)/LT1128(gain of  $+1$  stable) achieve a new standard of excellence in noise performance with 0.85nV/ $\sqrt{\text{Hz}}$  1kHz noise, 1.0nV/ $\sqrt{\text{Hz}}$  10Hz noise. This ultra low noise is combined with excellent high speed specifications (gain-bandwidth product is 75MHz for LT1028, 20MHz for LT1128), distortion-free output, and true precision parameters (0.1 $\mu\text{V}/^\circ\text{C}$  drift, 10 $\mu\text{V}$  offset voltage, 30 million voltage gain). Although the LT1028/LT1128 input stage operates at nearly 1mA of collector current to achieve low voltage noise, input bias current is only 25nA.


The LT1028/LT1128's voltage noise is less than the noise of a 50 $\Omega$  resistor. Therefore, even in very low source impedance transducer or audio amplifier applications, the LT1028/LT1128's contribution to total system noise will be negligible.

Flux Gate Amplifier



1028/1128 TA01

Voltage Noise vs Frequency







1028/1128 TA02

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage  
 -55°C to 105°C .....  $\pm 22\text{V}$   
 105°C to 125°C .....  $\pm 16\text{V}$   
 Differential Input Current (Note 8) .....  $\pm 25\text{mA}$   
 Input Voltage ..... Equal to Supply Voltage  
 Output Short Circuit Duration ..... Indefinite

Operating Temperature Range  
 LT1028/LT1128AM, M ..... -55°C to 125°C  
 LT1028/LT1128AC, C ..... -40°C to 85°C  
 Storage Temperature Range  
 All Devices ..... -65°C to 150°C  
 Lead Temperature (Soldering, 10 sec.) ..... 300°C

## PACKAGE/ORDER INFORMATION

 <p>TOP VIEW        V<sub>OS</sub> TRIM        1 8        7 V<sup>+</sup>        6 OUT        5 OVER-COMP        4 V<sup>-</sup>        (CASE)        H PACKAGE        8-LEAD TO-5 METAL CAN</p>	<p>ORDER PART NUMBER</p> <p>LT1028AMH          LT1028MH          LT1028ACH          LT1028CH</p>	 <p>TOP VIEW        V<sub>OS</sub> TRIM        1 8 V<sub>OS</sub> TRIM        2 -IN 7 V<sup>+</sup>        3 +IN 6 OUT        4 V<sup>-</sup> 5 OVER-COMP        S8 PACKAGE        8-LEAD PLASTIC SOIC</p>	<p>ORDER PART NUMBER</p> <p>LT1028CS8          LT1128CS8</p> <p>S8 PART MARKING</p> <p>1028          1128</p>
 <p>TOP VIEW        V<sub>OS</sub> TRIM        1 8 V<sub>OS</sub> TRIM        2 -IN 7 V<sup>+</sup>        3 +IN 6 OUT        4 V<sup>-</sup> 5 OVER-COMP        J8 PACKAGE        8-LEAD CERAMIC DIP        N8 PACKAGE        8-LEAD PLASTIC DIP</p>	<p>LT1028AMJ8          LT1028MJ8          LT1028ACJ8          LT1028CJ8          LT1028ACN8          LT1028CN8          LT1128AMJ8          LT1128MJ8          LT1128CJ8          LT1128ACN8          LT1128CN8</p>	 <p>TOP VIEW        NC 1 16 NC        NC 2 15 NC        TRIM 3 14 TRIM        -IN 4 13 V<sup>+</sup>        +IN 5 12 OUT        V<sup>-</sup> 6 11 OVER-COMP        NC 7 10 NC        NC 8 9 NC        S PACKAGE        16-LEAD PLASTIC SOL  <b>NOTE:</b> THIS DEVICE IS NOT RECOMMENDED FOR NEW DESIGNS</p>	<p>ORDER PART NUMBER</p> <p>LT1028CS16</p>

## ELECTRICAL CHARACTERISTICS $V_S = \pm 15\text{V}$ , $T_A = 25^\circ\text{C}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT1028AM/AC LT1128AM/AC			LT1028M/C LT1128M/C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OS}$	Input Offset Voltage	(Note 1)		10	40		20	80	$\mu\text{V}$
$\frac{\Delta V_{OS}}{\Delta \text{Time}}$	Long Term Input Offset Voltage Stability	(Note 2)		0.3			0.3		$\mu\text{V}/\text{Mo}$
$I_{OS}$	Input Offset Current	$V_{CM} = 0\text{V}$		12	50		18	100	nA
$I_B$	Input Bias Current	$V_{CM} = 0\text{V}$		$\pm 25$	$\pm 90$		$\pm 30$	$\pm 180$	nA
$e_n$	Input Noise Voltage	0.1Hz to 10Hz (Note 3)		35	75		35	90	nV <sub>P-P</sub>

**ELECTRICAL CHARACTERISTICS**  $V_S = \pm 15V$ ,  $T_A = 25^\circ C$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT1028AM/AC LT1128AM/AC			LT1028M/C LT1128M/C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
	Input Noise Voltage Density	$f_0 = 10\text{Hz}$ (Note 4) $f_0 = 1000\text{Hz}$ , 100% tested		1.00 0.85	1.7 1.1		1.0 0.9	1.9 1.2	$nV/\sqrt{Hz}$ $nV/\sqrt{Hz}$
$I_n$	Input Noise Current Density	$f_0 = 10\text{Hz}$ (Note 3 and 5) $f_0 = 1000\text{Hz}$ , 100% tested		4.7 1.0	10.0 1.6		4.7 1.0	12.0 1.8	$pA/\sqrt{Hz}$ $pA/\sqrt{Hz}$
	Input Resistance Common Mode Differential Mode			300 20			300 20		$M\Omega$ $k\Omega$
	Input Capacitance			5			5		pF
	Input Voltage Range		$\pm 11.0$	$\pm 12.2$		$\pm 11.0$	$\pm 12.2$		V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 11V$	114	126		110	126		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4V$ to $\pm 18V$	117	133		110	132		dB
$A_{VOL}$	Large-Signal Voltage Gain	$R_L \geq 2k$ , $V_O = \pm 12V$ $R_L \geq 1k$ , $V_O = \pm 10V$ $R_L \geq 600\Omega$ , $V_O = \pm 10V$	7.0 5.0 3.0	30.0 20.0 15.0		5.0 3.5 2.0	30.0 20.0 15.0		$V/\mu V$ $V/\mu V$ $V/\mu V$
$V_{OUT}$	Maximum Output Voltage Swing	$R_L \geq 2k$ $R_L \geq 600\Omega$	$\pm 12.3$ $\pm 11.0$	$\pm 13.0$ $\pm 12.2$		$\pm 12.0$ $\pm 10.5$	$\pm 13.0$ $\pm 12.2$		V V
SR	Slew Rate	$A_{VCL} = -1$ LT1028 $A_{VCL} = -1$ LT1128	11.0 5.0	15.0 6.0		11.0 4.5	15.0 6.0		$V/\mu s$ $V/\mu s$
GBW	Gain-Bandwidth Product	$f_0 = 20\text{kHz}$ (Note 6) LT1028 $f_0 = 200\text{kHz}$ (Note 6) LT1128	50 13	75 20		50 11	75 20		MHz MHz
$Z_O$	Open-Loop Output Impedance	$V_O = 0$ , $I_O = 0$		80			80		$\Omega$
$I_S$	Supply Current			7.4	9.5		7.6	10.5	mA

**ELECTRICAL CHARACTERISTICS**  $V_S = \pm 15V$ ,  $-55^\circ C \leq T_A \leq 125^\circ C$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT1028AM LT1128AM			LT1028M LT1128M			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OS}$	Input Offset Voltage	(Note 1)	●	30	120		45	180	$\mu V$
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Drift	(Note 7)	●	0.2	0.8		0.25	1.0	$\mu V/^\circ C$
$I_{OS}$	Input Offset Current	$V_{CM} = 0V$	●	25	90		30	180	nA
$I_B$	Input Bias Current	$V_{CM} = 0V$	●	$\pm 40$	$\pm 150$		$\pm 50$	$\pm 300$	nA
	Input Voltage Range		●	$\pm 10.3$	$\pm 11.7$		$\pm 10.3$	$\pm 11.7$	V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 10.3V$	●	106	122		100	120	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5V$ to $\pm 16V$	●	110	130		104	130	dB
$A_{VOL}$	Large-Signal Voltage Gain	$R_L \geq 2k$ , $V_O = \pm 10V$ $R_L \geq 1k$ , $V_O = \pm 10V$	●	3.0 2.0	14.0 10.0		2.0 1.5	14.0 10.0	$V/\mu V$ $V/\mu V$
$V_{OUT}$	Maximum Output Voltage Swing	$R_L \geq 2k$	●	$\pm 10.3$	$\pm 11.6$		$\pm 10.3$	$\pm 11.6$	V
$I_S$	Supply Current		●	8.7	11.5		9.0	13.0	mA

# ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$ , $0^\circ C \leq T_A \leq 70^\circ C$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		LT1028AC LT1128AC			LT1028C LT1128C			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OS}$	Input Offset Voltage	(Note 1)	●		15	80		30	125	$\mu V$
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Drift	(Note 7)	●		0.1	0.8		0.2	1.0	$\mu V/^\circ C$
$I_{OS}$	Input Offset Current	$V_{CM} = 0V$	●		15	65		22	130	nA
$I_B$	Input Bias Current	$V_{CM} = 0V$	●		$\pm 30$	$\pm 120$		$\pm 40$	$\pm 240$	nA
	Input Voltage Range		●	$\pm 10.5$	$\pm 12.0$		$\pm 10.5$	$\pm 12.0$		V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 10.5V$	●	110	124		106	124		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5V$ to $\pm 18V$	●	114	132		107	132		dB
$A_{VOL}$	Large-Signal Voltage Gain	$R_L \geq 2k$ , $V_O = \pm 10V$ $R_L \geq 1k$ , $V_O = \pm 10V$	●	5.0	25.0		3.0	25.0		$V/\mu V$ $V/\mu V$
$V_{OUT}$	Maximum Output Voltage Swing	$R_L \geq 2k$ $R_L \geq 600\Omega$ (Note 9)	●	$\pm 11.5$	$\pm 12.7$		$\pm 11.5$	$\pm 12.7$		V V
$I_S$	Supply Current		●		8.0	10.5		8.2	11.5	mA

# ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$ , $-40^\circ C \leq T_A \leq 85^\circ C$ , unless otherwise noted. (Note 10)

SYMBOL	PARAMETER	CONDITIONS		LT1028AC LT1128AC			LT1028C LT1128C			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OS}$	Input Offset Voltage		●		20	95		35	150	$\mu V$
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Drift		●		0.2	0.8		0.25	1.0	$\mu V/^\circ C$
$I_{OS}$	Input Offset Current	$V_{CM} = 0V$	●		20	80		28	160	nA
$I_B$	Input Bias Current	$V_{CM} = 0V$	●		$\pm 35$	$\pm 140$		$\pm 45$	$\pm 280$	nA
	Input Voltage Range		●	$\pm 10.4$	$\pm 11.8$		$\pm 10.4$	$\pm 11.8$		V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 10.5V$	●	108	123		102	123		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5V$ to $\pm 18V$	●	112	131		106	131		dB
$A_{VOL}$	Large-Signal Voltage Gain	$R_L \geq 2k$ , $V_O = \pm 10V$ $R_L \geq 1k$ , $V_O = \pm 10V$	●	4.0	20.0		2.5	20.0		$V/\mu V$ $V/\mu V$
$V_{OUT}$	Maximum Output Voltage Swing	$R_L \geq 2k$	●	$\pm 11.0$	$\pm 12.5$		$\pm 11.0$	$\pm 12.5$		V
$I_S$	Supply Current		●		8.5	11.0		8.7	12.5	mA

The ● denotes specifications which apply over the full operating temperature range.

**Note 1:** Input Offset Voltage measurements are performed by automatic test equipment approximately 0.5 sec. after application of power. In addition, at  $T_A = 25^\circ C$ , offset voltage is measured with the chip heated to approximately  $55^\circ C$  to account for the chip temperature rise when the device is fully warmed up.

**Note 2:** Long Term Input Offset Voltage Stability refers to the average trend line of Offset Voltage vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in  $V_{OS}$  during the first 30 days are typically  $2.5\mu V$ .

**Note 3:** This parameter is tested on a sample basis only.

**Note 4:** 10Hz noise voltage density is sample tested on every lot with the exception of the S8 and S16 packages. Devices 100% tested at 10Hz are available on request.

**Note 5:** Current noise is defined and measured with balanced source resistors. The resultant voltage noise (after subtracting the resistor noise

on an RMS basis) is divided by the sum of the two source resistors to obtain current noise. Maximum 10Hz current noise can be inferred from 100% testing at 1kHz.

**Note 6:** Gain-bandwidth product is not tested. It is guaranteed by design and by inference from the slew rate measurement.

**Note 7:** This parameter is not 100% tested.


**Note 8:** The inputs are protected by back-to-back diodes. Current-limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds  $\pm 1.8V$ , the input current should be limited to 25mA.

**Note 9:** This parameter guaranteed by design, fully warmed up at  $T_A = 70^\circ C$ . It includes chip temperature increase due to supply and load currents.

**Note 10:** The LT1028/LT1128 are not tested and are not quality-assurance-sampled at  $-40^\circ C$  and at  $85^\circ C$ . These specifications are guaranteed by design, correlation and/or inference from  $-55^\circ C$ ,  $0^\circ C$ ,  $25^\circ C$ ,  $70^\circ C$  and /or  $125^\circ C$  tests.


# TYPICAL PERFORMANCE CHARACTERISTICS

10Hz Voltage Noise Distribution




LT1020/1120 • TPC01

Wideband Noise, DC to 20kHz




VERTICAL SCALE = 0.5μV/DIV  
 HORIZONTAL SCALE = 0.5ms/DIV

Wideband Voltage Noise  
(0.1Hz to Frequency Indicated)




LT1028/1128 • TPC03

Total Noise vs Matched Source Resistance




LT1028/1128 • TPC04

Total Noise vs Unmatched Source Resistance




LT1028/1128 • TPC05

Current Noise Spectrum




LT1028/1128 • TPC06

0.1Hz to 10Hz Voltage Noise




LT1028/1128 • TPC07

0.01Hz to 1Hz Voltage Noise




LT1028/1128 • TPC07

Voltage Noise vs Temperature




LT1028/1128 • TPC09


# TYPICAL PERFORMANCE CHARACTERISTICS




LT1028/1128 • TPC10




LT1028/1128 • TPC11




LT1028/1128 • TPC12




LT1028/1128 • TPC13




LT1028/1128 • TPC14




LT1028/1128 • TPC15



LT1028/1128 • TPC16




LT1028/1128 • TPC17




LT1028/1128 • TPC18

# TYPICAL PERFORMANCE CHARACTERISTICS


**Voltage Gain vs Frequency**




**LT1028  
Gain, Phase vs Frequency**




**LT1028  
Capacitance Load Handling**




**Gain Error vs Frequency  
Closed-Loop Gain = 1000**




**LT1128  
Gain Phase vs Frequency**




**LT1128  
Capacitance Load Handling**




**Voltage Gain vs Supply Voltage**



**Voltage Gain vs Load Resistance**




**Maximum Undistorted Output  
vs Frequency**




## TYPICAL PERFORMANCE CHARACTERISTICS


**LT1028**  
Large-Signal Transient Response




**LT1028**  
Small-Signal Transient Response




**LT1028**  
Slew Rate, Gain-Bandwidth Product Over Temperature




**LT1128**  
Large-Signal Transient Response




**LT1128**  
Small-Signal Transient Response




**LT1128**  
Slew Rate, Gain-Bandwidth Product Over Temperature




**Closed-Loop Output Impedance**



**LT1128**  
Slew Rate, Gain-Bandwidth Product vs Over-Compensation Capacitor




**LT1028**  
Slew Rate, Gain-Bandwidth Product vs Over-Compensation Capacitor






# TYPICAL PERFORMANCE CHARACTERISTICS


**Common-Mode Limit Over Temperature**




**Common-Mode Rejection Ratio vs Frequency**




**Power Supply Rejection Ratio vs Frequency**




**LT1028  
Total Harmonic Distortion vs Frequency and Load Resistance**




**LT1028  
Total Harmonic Distortion vs Closed-Loop Gain**




**High Frequency Voltage Noise vs Frequency**



**LT1128  
Total Harmonic Distortion vs Frequency and Load Resistance**



**LT1128  
Total Harmonic Distortion vs Closed-Loop Gain**



## APPLICATIONS INFORMATION—NOISE

### Voltage Noise vs Current Noise

The LT1028/LT1128's less than  $1\text{nV}/\sqrt{\text{Hz}}$  voltage noise is three times better than the lowest voltage noise heretofore available (on the LT1007/1037). A necessary condition for such low voltage noise is operating the input transistors at nearly  $1\text{mA}$  of collector currents, because voltage noise is inversely proportional to the square root of the collector current. Current noise, however, is directly proportional to the square root of the collector current. Consequently, the LT1028/LT1128's current noise is significantly higher than on most monolithic op amps.

Therefore, to realize truly low noise performance it is important to understand the interaction between voltage noise ( $e_n$ ), current noise ( $I_n$ ) and resistor noise ( $r_n$ ).

### Total Noise vs Source Resistance


The total input referred noise of an op amp is given by

$$e_t = [e_n^2 + r_n^2 + (I_n R_{eq})^2]^{1/2}$$

where  $R_{eq}$  is the total equivalent source resistance at the two inputs, and

$$r_n = \sqrt{4kTR_{eq}} = 0.13\sqrt{R_{eq}} \text{ in nV}/\sqrt{\text{Hz}} \text{ at } 25^\circ\text{C}$$

As a numerical example, consider the total noise at  $1\text{kHz}$  of the gain 1000 amplifier shown below.



$$R_{eq} = 100\Omega + 100\Omega \parallel 100k \approx 200\Omega$$

$$r_n = 0.13\sqrt{200} = 1.84\text{nV}/\sqrt{\text{Hz}}$$

$$e_n = 0.85\text{nV}/\sqrt{\text{Hz}}$$

$$I_n = 1.0\text{pA}/\sqrt{\text{Hz}}$$

$$e_t = [0.85^2 + 1.84^2 + (1.0 \times 0.2)^2]^{1/2} = 2.04\text{nV}/\sqrt{\text{Hz}}$$

$$\text{Output noise} = 1000 e_t = 2.04\mu\text{V}/\sqrt{\text{Hz}}$$

At very low source resistance ( $R_{eq} < 40\Omega$ ) voltage noise dominates. As  $R_{eq}$  is increased resistor noise becomes the

largest term, as in the example above, and the LT1028/LT1128's voltage noise becomes negligible. As  $R_{eq}$  is further increased, current noise becomes important. At  $1\text{kHz}$ , when  $R_{eq}$  is in excess of  $20k$ , the current noise component is larger than the resistor noise. The total noise versus matched source resistance plot illustrates the above calculations.

The plot also shows that current noise is more dominant at low frequencies, such as  $10\text{Hz}$ . This is because resistor noise is flat with frequency, while the  $1/f$  corner of current noise is typically at  $250\text{Hz}$ . At  $10\text{Hz}$  when  $R_{eq} > 1k$ , the current noise term will exceed the resistor noise.

When the source resistance is unmatched, the total noise versus unmatched source resistance plot should be consulted. Note that total noise is lower at source resistances below  $1k$  because the resistor noise contribution is less. When  $R_S > 1k$  total noise is not improved, however. This is because bias current cancellation is used to reduce input bias current. The cancellation circuitry injects two correlated current noise components into the two inputs. With matched source resistors the injected current noise creates a common-mode voltage noise and gets rejected by the amplifier. With source resistance in one input only, the cancellation noise is added to the amplifier's inherent noise.

In summary, the LT1028/LT1128 are the optimum amplifiers for noise performance, provided that the source resistance is kept low. The following table depicts which op amp manufactured by Linear Technology should be used to minimize noise, as the source resistance is increased beyond the LT1028/LT1128's level of usefulness.

**Best Op Amp for Lowest Total Noise vs Source Resistance**

SOURCE RESIS- TANCE( $\Omega$ ) (Note 1)	BEST OP AMP	
	AT LOW FREQ(10Hz)	WIDEBAND(1kHz)
0 to 400	LT1028/LT1128	LT1028/LT1128
400 to 4k	LT1007/1037	LT1028/LT1128
4k to 40k	LT1001	LT1007/1037
40k to 500k	LT1012	LT1001
500k to 5M	LT1012 or LT1055	LT1012
>5M	LT1055	LT1055

Note 1: Source resistance is defined as matched or unmatched, e.g.,  $R_S = 1k$  means:  $1k$  at each input, or  $1k$  at one input and zero at the other.

# APPLICATIONS INFORMATION—NOISE

## Noise Testing – Voltage Noise

The LT1028/LT1128's RMS voltage noise density can be accurately measured using the Quan Tech Noise Analyzer, Model 5173 or an equivalent noise tester. Care should be taken, however, to subtract the noise of the source resistor used. Prefabricated test cards for the Model 5173 set the device under test in a closed-loop gain of 31 with a 60Ω source resistor and a 1.8k feedback resistor. The noise of this resistor combination is  $0.13\sqrt{58} = 1.0\text{nV}/\sqrt{\text{Hz}}$ . An LT1028/LT1128 with  $0.85\text{nV}/\sqrt{\text{Hz}}$  noise will read  $(0.85^2 + 1.0^2)^{1/2} = 1.31\text{nV}/\sqrt{\text{Hz}}$ . For better resolution, the resistors should be replaced with a 10Ω source and 300Ω feedback resistor. Even a 10Ω resistor will show an apparent noise which is 8% to 10% too high.


The 0.1Hz to 10Hz peak-to-peak noise of the LT1028/LT1128 is measured in the test circuit shown. The frequency response of this noise tester indicates that the 0.1Hz corner is defined by only one zero. The test time to measure 0.1Hz to 10Hz noise should not exceed 10 seconds, as this time limit acts as an additional zero to eliminate noise contributions from the frequency band below 0.1Hz.

Measuring the typical 35nV peak-to-peak noise performance of the LT1028/LT1128 requires special test precautions:


- The device should be warmed up for at least five minutes. As the op amp warms up, its offset voltage changes typically 10μV due to its chip temperature increasing 30°C to 40°C from the moment the power supplies are turned on. In the 10 second measurement interval these temperature-induced effects can easily exceed tens of nanovolts.
- For similar reasons, the device must be well shielded from air current to eliminate the possibility of thermoelectric effects in excess of a few nanovolts, which would invalidate the measurements.
- Sudden motion in the vicinity of the device can also “feedthrough” to increase the observed noise.

A noise-voltage density test is recommended when measuring noise on a large number of units. A 10Hz noise-voltage density measurement will correlate well with a 0.1Hz to 10Hz peak-to-peak noise reading since both results are determined by the white noise and the location of the 1/f corner frequency.

0.1Hz to 10Hz Noise Test Circuit



0.1Hz to 10Hz Peak-to-Peak Noise Tester Frequency Response




## APPLICATIONS INFORMATION—NOISE

### Noise Testing – Current Noise

Current noise density ( $I_n$ ) is defined by the following formula, and can be measured in the circuit shown:

$$I_n = \frac{[e_{no}^2 - (31 \times 18.4nV/\sqrt{Hz})^2]^{1/2}}{20k \times 31}$$




If the Quan Tech Model 5173 is used, the noise reading is input-referred, therefore the result should not be divided by 31; the resistor noise should not be multiplied by 31.

### 100% Noise Testing

The 1kHz voltage and current noise is 100% tested on the LT1028/LT1128 as part of automated testing; the approximate frequency response of the filters is shown. The limits on the automated testing are established by extensive correlation tests on units measured with the Quan Tech Model 5173.

10Hz voltage noise density is sample tested on every lot. Devices 100% tested at 10Hz are available on request for an additional charge.

10Hz current noise is not tested on every lot but it can be inferred from 100% testing at 1kHz. A look at the current noise spectrum plot will substantiate this statement. The only way 10Hz current noise can exceed the guaranteed limits is if its 1/f corner is higher than 800Hz and/or its white noise is high. If that is the case then the 1kHz test will fail.




## APPLICATIONS INFORMATION

### General

The LT1028/LT1128 series devices may be inserted directly into OP-07, OP-27, OP-37, LT1007 and LT1037 sockets with or without removal of external nulling components. In addition, the LT1028/LT1128 may be fitted to 5534 sockets with the removal of external compensation components.

### Offset Voltage Adjustment

The input offset voltage of the LT1028/LT1128 and its drift with temperature, are permanently trimmed at wafer testing to a low level. However, if further adjustment of  $V_{OS}$  is necessary, the use of a 1k nulling potentiometer will not degrade drift with temperature. Trimming to a value other



than zero creates a drift of  $(V_{OS}/300)\mu V/^\circ C$ , e.g., if  $V_{OS}$  is adjusted to  $300\mu V$ , the change in drift will be  $1\mu V/^\circ C$ .

The adjustment range with a 1k pot is approximately  $\pm 1.1mV$ .

### Offset Voltage and Drift


Thermocouple effects, caused by temperature gradients across dissimilar metals at the contacts to the input

## APPLICATIONS INFORMATION

terminals, can exceed the inherent drift of the amplifier unless proper care is exercised. Air currents should be minimized, package leads should be short, the two input leads should be close together and maintained at the same temperature.


The circuit shown to measure offset voltage is also used as the burn-in configuration for the LT1028/LT1128.

**Test Circuit for Offset Voltage and Offset Voltage Drift with Temperature**



### Unity-Gain Buffer Applications (LT1128 Only)

When  $R_F \leq 100\Omega$  and the input is driven with a fast, large-signal pulse ( $>1V$ ), the output waveform will look as shown in the pulsed operation diagram.




During the fast feedthrough-like portion of the output, the input protection diodes effectively short the output to the input and a current, limited only by the output short-circuit protection, will be drawn by the signal generator. With  $R_F \geq 500\Omega$ , the output is capable of handling the current requirements ( $I_L \leq 20mA$  at 10V) and the amplifier stays in its active mode and a smooth transition will occur.


As with all operational amplifiers when  $R_F > 2k$ , a pole will be created with  $R_F$  and the amplifier's input capacitance, creating additional phase shift and reducing the phase margin. A small capacitor (20pF to 50pF) in parallel with  $R_F$  will eliminate this problem.

### Frequency Response

The LT1028's Gain, Phase vs Frequency plot indicates that the device is stable in closed-loop gains greater than +2 or -1 because phase margin is about  $50^\circ$  at an open-loop gain of 6dB. In the voltage follower configuration phase margin seems inadequate. This is indeed true when the output is shorted to the inverting input and the noninverting input is driven from a  $50\Omega$  source impedance. However, when feedback is through a parallel R-C network (provided  $C_F < 68pF$ ), the LT1028 will be stable because of interaction between the input resistance and capacitance and the feedback network. Larger source resistance at the noninverting input has a similar effect. The following voltage follower configurations are stable:




Another configuration which requires unity-gain stability is shown below. When  $C_F$  is large enough to effectively short the output to the input at 15MHz, oscillations can occur. The insertion of  $R_{S2} \geq 500\Omega$  will prevent the LT1028 from oscillating. When  $R_{S1} \geq 500\Omega$ , the additional noise contribution due to the presence of  $R_{S2}$  will be minimal. When  $R_{S1} \leq 100\Omega$ ,  $R_{S2}$  is not necessary, because  $R_{S1}$  represents a heavy load on the output through the  $C_F$  short. When  $100\Omega < R_{S1} < 500\Omega$ ,  $R_{S2}$  should match  $R_{S1}$ . For example,  $R_{S1} = R_{S2} = 300\Omega$  will be stable. The noise increase due to  $R_{S2}$  is 40%.



## APPLICATIONS INFORMATION

If  $C_F$  is only used to cut noise bandwidth, a similar effect can be achieved using the over-compensation terminal.

The Gain, Phase plot also shows that phase margin is about  $45^\circ$  at gain of 10 (20dB). The following configura-




tion has a high ( $\approx 70\%$ ) overshoot without the 10pF capacitor because of additional phase shift caused by the feedback resistor – input capacitance pole. The presence of the 10pF capacitor cancels this pole and reduces overshoot to 5%.

## Over-Compensation


The LT1028/LT1128 are equipped with a frequency over-compensation terminal (pin 5). A capacitor connected between pin 5 and the output will reduce noise bandwidth. Details are shown on the Slew Rate, Gain-Bandwidth Product vs Over-Compensation Capacitor plot. An additional benefit is increased capacitive load handling capability.

## TYPICAL APPLICATION

## Strain Gauge Signal Conditioner with Bridge Excitation




## Low Noise Voltage Regulator



## TYPICAL APPLICATION


### Paralleling Amplifiers to Reduce Voltage Noise




1. ASSUME VOLTAGE NOISE OF LT1028 AND 7.5 Ω SOURCE RESISTOR =  $0.9\text{nV}/\sqrt{\text{Hz}}$ .
2. GAIN WITH n LT1028s IN PARALLEL =  $n \times 200$ .
3. OUTPUT NOISE =  $\sqrt{n} \times 200 \times 0.9\text{nV}/\sqrt{\text{Hz}}$ .
4. INPUT REFERRED NOISE =  $\frac{\text{OUTPUT NOISE}}{n \times 200} = \frac{0.9}{\sqrt{n}}\text{nV}/\sqrt{\text{Hz}}$ .
5. NOISE CURRENT AT INPUT INCREASES  $\sqrt{n}$  TIMES.
6. IF  $n = 5$ , GAIN = 1000, BANDWIDTH = 1MHz, RMS NOISE, DC TO 1MHz =  $\frac{2\mu\text{V}}{\sqrt{5}} = 0.9\mu\text{V}$ .

1028/1128 TA03


### Phono Preamplifier



### Tape Head Amplifier




### Low Noise, Wide Bandwidth Instrumentation Amplifier



GAIN = 1000, BANDWIDTH = 1MHz  
 INPUT REFERRED NOISE =  $1.5\text{nV}/\sqrt{\text{Hz}}$  AT 1kHz  
 WIDEBAND NOISE –DC TO 1MHz =  $3\mu\text{VRMS}$   
 IF BW LIMITED TO DC TO 100kHz =  $0.55\mu\text{VRMS}$


1028/1128 TA08

### Gyro Pick-Off Amplifier




## TYPICAL APPLICATION


### Super Low Distortion Variable Sine Wave Oscillator



### Chopper-Stabilized Amplifier




### Low Noise Infrared Detector





# SCHEMATIC DIAGRAM




C2 = 50pF for LT1028  
C2 = 275pF for LT1128


1028/1128 TA13

# **PACKAGE DESCRIPTION** Dimensions in inches (millimeters) unless otherwise noted.


## **J8 Package 8-Lead Ceramic DIP**



## **N8 Package 8-Lead Plastic DIP**




## **S8 Package 8-Lead Plastic SOIC**



# PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.


## S Package 16-Lead Plastic SOL




NOTE:  
PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS.  
THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS.

$T_{JMAX}$	$\theta_{JA}$
140°C	130°C/W

## H Package 8-Lead TO-5 Metal Can



NOTE: LEAD DIAMETER IS UNCONTROLLED BETWEEN  
THE REFERENCE PLANE AND SEATING PLANE.



$T_{JMAX}$	$\theta_{JA}$	$\theta_{JC}$
175°C	140°C/W	40°C/W

## U.S. Area Sales Offices

### NORTHEAST REGION

#### Linear Technology Corporation

One Oxford Valley  
2300 E. Lincoln Hwy., Suite 306  
Langhorne, PA 19047  
Phone: (215) 757-8578  
FAX: (215) 757-5631

### CENTRAL REGION

#### Linear Technology Corporation

Chesapeake Square  
229 Mitchell Court, Suite A-25  
Addison, IL 60101  
Phone: (708) 620-6910  
FAX: (708) 620-6977

### NORTHWEST REGION

#### Linear Technology Corporation

782 Sycamore Dr.  
Milpitas, CA 95035  
Phone: (408) 428-2050  
FAX: (408) 432-6331

### SOUTHEAST REGION

#### Linear Technology Corporation

17060 Dallas Parkway  
Suite 208  
Dallas, TX 75248  
Phone: (214) 733-3071  
FAX: (214) 380-5138

### SOUTHWEST REGION

#### Linear Technology Corporation

22141 Ventura Blvd.  
Suite 206  
Woodland Hills, CA 91364  
Phone: (818) 703-0835  
FAX: (818) 703-0517

## International Sales Offices

### FRANCE

#### Linear Technology S.A.R.L.

Immeuble "Le Quartz"  
58 Chemin de la Justice  
92290 Chatenay Mallabry  
France  
Phone: 33-1-46316161  
FAX: 33-1-46314613

### KOREA

#### Linear Technology Korea Branch

Namsong Building, #505  
Itaewon-Dong 260-199  
Yongsan-Ku, Seoul  
Korea  
Phone: 82-2-792-1617  
FAX: 82-2-792-1619

### TAIWAN

#### Linear Technology Corporation

Rm. 801, No. 46, Sec. 2  
Chung Shan N. Rd.  
Taipei, Taiwan, R.O.C.  
Phone: 886-2-521-7575  
FAX: 886-2-562-2285

### GERMANY

#### Linear Technology GMBH

Untere Hauptstr. 9  
D-8057 Eching  
Germany  
Phone: 49-89-3197410  
FAX: 49-89-3194821

### SINGAPORE

#### Linear Technology Pte. Ltd.

101 Boon Keng Road  
#02-15 Kallang Ind. Estates  
Singapore 1233  
Phone: 65-293-5322  
FAX: 65-292-0398

### UNITED KINGDOM

#### Linear Technology (UK) Ltd.

The Coliseum, Riverside Way  
Camberley, Surrey GU15 3YL  
United Kingdom  
Phone: 44-276-677676  
FAX: 44-276-64851

### JAPAN

#### Linear Technology KK

4F Ichihashi Building  
1-8-4 Kudankita Chiyoda-Ku  
Tokyo, 102 Japan  
Phone: 81-3-3237-7891  
FAX: 81-3-3237-8010

## World Headquarters

#### Linear Technology Corporation

1630 McCarthy Blvd.  
Milpitas, CA 95035-7487  
Phone: (408) 432-1900  
FAX: (408) 434-0507

07/10/92