


S06/S07 System Block Diagram

xuanvinhbkt
CONFIDENTIAL

www.hocnghetructuyen.vn



SYSTEM DC/DC MAX1999 36	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3V_S5 5V_AUX 3D3V_AUX
SYSTEM DC/DC OZ824 37	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D5V_S0
SC486 38	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3 0D9V_S0

CHARGER OZ860 35	
INPUTS	OUTPUTS
DCBATOUT	MBATA+ 18V 4.0A 5V_AUX 5V 100mA

CPU DC/DC SC451 39	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 27A

Alviso Strapping Signals and Configuration

page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = Reserved 001 = FSB533 101 = FSB400 011-111 = Reversed
CFG[3:4]	Reversed	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	DDR I / DDR II	0 = DDR II (Default) 1 = DDR I
CFG7	CPU Strap	0= Reserved 1=Dothan (Default)
CFG8	Reversed	
CFG9	PCI Express Graphics Lane reverse option for layout convenience	0=Reverse Lanes 1=Normal Operation (Default)
CFG10	Reversed	
CFG11	Reversed	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[14:15]	Reversed	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Reversed	
CFG18	GMCH core VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	CPU VTT Select	0 = 1.05V (Default) 1 = 1.2V
CFG20	Reversed	
SDVO CRTL_DATA	SDVO Present	0 = No SDVO device present (Default) 1 = SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWORK In signal.

KBC Hardware Strap

PinNumber	PinName	Function
125	A1	High:Enable the internal pull-up resistors on XIOCS [F:0] pins Low:Disable the internal pull-up resistors on XIOCS [F:0]
128	A4	High: Diasble DMPP(Recommended) Low : Enable DMPP
131	A5	High:Enable EMWB(Recommended for application using shared BIOS Low:Disable EMWB
11	GPIIO05	High:Test Mode Low:32KHz clock in normal running(Recommend)
12	GPIIO06	High:Test Mode(KSOUT0~15 become DPLL internal data outputs, KS016 becomes internal power-on reset output Low:Normal operation(Recommended)
105	GPIIO20	High:Normal operation(Recommended) Low:Enable ISP mode during which the RD#,WR#,MEMSEL#,A[20:0] andD[7:0]will be controlled by ISP Controller

ICS954226 Spread Spectrum Select

page 3

Byte 6b7	Byte 6b6	byte 6b5	Byte 6b4	Spread Mode	Spread Amount%	Pin17/18 Mhz
1	0	0	0	Down	0.8	100
1	0	0	1	Down	1.25	100
1	0	1	0	Down	1.75	100
1	0	1	1	Down	2.5	100
1	1	0	0	Center	+/-0.3	100
1	1	0	1	Center	+/-0.5	100
1	1	1	0	Center	+/-0.8	100
1	1	1	1	Center	+/-1.25	100

PCI Routing

	IDSEL	IRQ	REQ/GNT
OZ711MP1 1394	25	E	0
MiniPCI	21	C	1
LAN	23	C	2

ICH6-M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

ICH6-M Integrated Pull-up and Pull-down Resistors

ICH6-M EDS 15851 1.5V1

EE_DIN,EE_DOUT, GNT[3:0] GNT[4]#/GPO[48], GNT[5]#/GPO[17], GNT[6]#/GPO[16], GPIO[25] LAD[3:0]#/FB[3:0]#, LAN_RXD[2:0], LDRQ[0], LDRQ[1]/GPI[41],PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
ACZ_BITCLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOOUT, ACZ_SYNC, DPRSTP# DPRSLPVR, EE_CS, SPKR,	ICH6 internal 20K pull-downs
USB[7:0][P,N] SATALED#	ICH6 internal 15K pull-downs
DD[7], DDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs




ICH6-M Strapping Options

REF	FUNCTION	DEFAULT	OPTIONAL OVERRIDE
R7F9	No Reboot	NO_STUFF	STUFF
R7F8	A16 Swap Override	NO_STUFF	STUFF
R7F7	Boot BIOS	NO_STUFF	STUFF




Super I/O (PC87381) Strapping Options

PinNumber	PinName	Function
2	BADDR	Base Address. No pull down(default) - the Index-Data pair at 164Eh-164Fh 10 K external pull-down resistor - the Index-Data pair at 2Eh-2Fh1
47	TRIS	TRI-STATE Device No pull-down resistor (default) - normal pin operation 10 K external pull-down resistor - floating device pins TRIS is set to 0 (by an external pull-down resistor), TEST must be 1
48	TEST	XOR Tree Test Mode. No pull-down resistor (default) - normal pin operation 10 K external pull-down resistor - pins configured as XOR tree. When TEST is set to 0 (by an external pull-down resistor), TRIS must be 1


hocnghetructuyen.vn



ITP_EN 0=PCIEX_6 1=CPU_2_ITP
SS_SEL 0=LCDCLK 1=PCIEX/free running
3.3V PCI clock output






FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	0	200M
0	1	1	166M
1	0	0	333M
1	0	1	100M
1	1	0	400M



*internal Pull-Up resistors
**internal Pull-Down resistor

To external AC'97 CLK





VCC_CORE_S0

VCC_CORE_S0

1D05V_S0

1D5V_S0

+/-5%

1D05V_S0

1D05V_S0

1D5V_VCCA_S0

3D3V_S0

10V, Y5V, +80%/-20%

10V, Y5V, +80%/-20%

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

10V, X7R, +/-10%

Layout Note:

VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.

Place these and dummy
12K7R3F for
1D8V_VCCA_S0

12.7K 1.56V
11K 1.52V

I max = 120 mA

U27
SHDN#
GND
IN
OUT
G913C
Dummy

BC551

22pF

C0402

50V, NPO, +/-5%

Dummy

R599

11K

R0402

Dummy

R505

49.9K

R0402

Dummy

BC553

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC552

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC551

22pF

C0402

50V, NPO, +/-5%

Dummy

R599

11K

R0402

Dummy

R505

49.9K

R0402

Dummy

BC553

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC552

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC551

22pF

C0402

50V, NPO, +/-5%

Dummy

R599

11K

R0402

Dummy

R505

49.9K

R0402

Dummy

BC553

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC552

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC551

22pF

C0402

50V, NPO, +/-5%

Dummy

R599

11K

R0402

Dummy

R505

49.9K

R0402

Dummy

BC553

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC552

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC551

22pF

C0402

50V, NPO, +/-5%

Dummy

R599

11K

R0402

Dummy

R505

49.9K

R0402

Dummy

BC553

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC552

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC551

22pF

C0402

50V, NPO, +/-5%

Dummy

R599

11K

R0402

Dummy

R505

49.9K

R0402

Dummy

BC553

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC552

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC551

22pF

C0402

50V, NPO, +/-5%

Dummy

R599

11K

R0402

Dummy

R505

49.9K

R0402

Dummy

BC553

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC552

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC551

22pF

C0402

50V, NPO, +/-5%

Dummy

R599

11K

R0402

Dummy

R505

49.9K

R0402

Dummy

BC553

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC552

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC551

22pF

C0402

50V, NPO, +/-5%

Dummy

R599

11K

R0402

Dummy

R505

49.9K

R0402

Dummy

BC553

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC552

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC551

22pF

C0402

50V, NPO, +/-5%

Dummy

R599

11K

R0402

Dummy

R505

49.9K

R0402

Dummy

BC553

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC552

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC551

22pF

C0402

50V, NPO, +/-5%

Dummy

R599

11K

R0402

Dummy

R505

49.9K

R0402

Dummy

BC553

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC552

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC551

22pF

C0402

50V, NPO, +/-5%

Dummy

R599

11K

R0402

Dummy

R505

49.9K

R0402

Dummy

BC553

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC552

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC551

22pF

C0402

50V, NPO, +/-5%

Dummy

R599

11K

R0402

Dummy

R505

49.9K

R0402

Dummy

BC553

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC552

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC551

22pF

C0402

50V, NPO, +/-5%

Dummy

R599

11K

R0402

Dummy

R505

49.9K

R0402

Dummy

BC553

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC552

1uF

C0603

10V, Y5V, +80%/-20%

Dummy

BC551

22pF

C0402

50V, NPO, +/-5%

Dummy



R599

11K


R0402



Dummy

R505



hocnghetructuyen.vn





hocnghetructuyen.vn

hocnghetructuyen.vn

Note: VCCASM: 0.76A

Note: 3GIO: 1A

Route ASSATVBG gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane

Note: All VCCSM pins shorted internally

Note: All VCCSM pins shorted internally

Layout Notes: VSSA_CRTDAC
Route caps within 250mil of Alvio. Route FB within 3" of Alvio.


Route VSSA_CRTDAC gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane.






CRT I/F & CONNECTOR


Ferrite bead impedance: 47ohm@100MHz





hocnghetructuyen.vn

LED




PWR: Green, KPT-1608SGC
CHG_LED#: Orang/Green KPTB-1615YSGC
Other: Yellow, KPT-1608YC



LED Status Table

Power/Suspend LED	S0/S3				S4 Enter/Resume			
	Stay On(Green)				Need blinking			
Power LED	AC MODE				Battery Only			
	Full Charging	Discharging	Charging	Critical Low	Full Charging	Discharging	Charging	Critical Low
	Green	X	Orange	X	X	X	X	Orange Flash
Storage Access LED	Yellow							
Caps Lock LED	Yellow							
Number Lock LED	Yellow							
WirelessLAN LED	Yellow(Stay On when Enable)							


LCD / INVERTER



Pull High IN EC page



RTC circuitry




hocnghetructuyen.vn



Put these two Caps near the thermal diode.


Reserve for G768B works at High Speed




THERMDP1/DP2/THERMDN ON THE SAME LAYER
W/S = 10/5 MIL, 12 MIL AWAY FROM OTHERS
CAPS CLOSE TO G768B

HW thermal shut down temperature
setting 95 degree . Put Near CPU .


hocnghetructuyen.vn




HW thermal shut down temperature
setting 95 degree . Put Near CPU .



HDD Connector




CDROM



hocnghetructuyen.vn











hocnghetructuyen.vn


FB1 MAY NOT BE NEEDED
AND CAN BE REPLACED BY 0 OHM RESISTOR








1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.




hocnghetructuyen.vn


[illegible]


Low for external CLK
NC for internal CLK




If use this circuit,R621 change to 1K








hocnghetructuyen.vn



SERIAL PORT1




ADM560 R489 R490 Reserved; R491 R492 Dummy
ADM561 R491 R492 Reserved; R489 R490 Dummy


TouchPad Strap

PIN Number	PH/PL	NOTES
1	NC	0 Degree Connector Downtoward
	0	180 Degree Connector Uptoward
6	NC	For Two Buttons
	0	For Four Buttons

TouchPad Connector






Internal KeyBoard Connector





Keyboard matrix (from vendor)




	US	Eur	Jap	Ohter
MATRIXID1#	1	0	1	0
MATRIXID2#	1	1	0	0







AUD_AGND_S



hocnghetructuyen.vn

hocnghetructuyen.vn


could change it to FB
(FB L0805 30 Ohm, 4A)


Note:


CELLS=Hi-Z for 2 cells
CELLS= Low for 3 cells
CELLS= High for 4 cells


All the decoupling close to the
active pins and ground: ref, lv,
vset, iset, comp and gnd


FOXCONN TECHNOLOGY CORP.	
Title	Charger
Document Number	S06 MAINBOARD
Date: Thursday, December 16, 2004	Sheet 35 of 45
Rev	A











Run Power

hocnghetructuyen.vn

17,20,29,36,37,38,42 S0_EN

Adaptor in to generate DCBATOUT

2D5VVGA_S0
 $I_o = 2.0A$
 $V_o = 2.52V$
 $= 0.8 * (21.5 + 10) / 10$


FOXCONN TECHNOLOGY CORP.

Title: Other power
 Document Number: S06 MAINBOARD
 Date: Friday, December 17, 2004
 Sheet: 40 of 45
 Rev: A


hocnghetructuyen.vn

Adapter
19V DC, 3.42A, 65W




Battery
3S2P 10.8V




Adapter	Battery	PSW1	BAIN	EC_PWRBTN#
existence	inexistence	ON	H	L
inexistence	existence	OFF	H	H
existence	existence	ON	H	L
existence	existence	OFF	OPEN	H
existence	existence	ON	H	H
existence	existence	OFF	H	L



7 PEG_RXP[15..0] >>>
 7 PEG_RXN[15..0] >>>
 7 PEG_TXP[15..0] <<<
 7 PEG_TXN[15..0] <<<



NOTE:
THIS PAGE SHOWS THE OZ601T CONFIGURED WITH
EXTERNAL IDSEL AND WITHOUT 12V VPP SUPPORT.



NOTE: IDSEL SELECTION!

THIS DEVICE UTILIZES A "SELECTABLE IDSEL" SCHEME. IDSEL CAN BE CONNECTED INTERNALLY TO ONE OF THREE PCI AD LINES OR EXTERNALLY IDSEL SIGNAL.

22K TO 47K PULL-UP & PULL-DOWN RESISTORS ARE REQUIRED TO BE CONNECTED TO PINS 123 & 124 TO SELECT ONE OF THE 4 POSSIBLE IDSEL CONNECTIONS. THE TABLE BELOW SHOWS THE 4 POSSIBLE COMBINATIONS.

CONFIGURING IDSEL TO BE INTERNALLY CONNECTED ALLOWS FOR A FULL PARALLEL POWER MODE. IF AN EXTERNALLY CONNECTED IDSEL IS REQUIRED THEN AN INVERTER MUST BE CONNECTED TO VPP_PGM TO CREATE VPP_VCC.

VCC5# (124)	VPP_PGM (123)	IDSEL SELECT
DOWN	DOWN	AD18
DOWN	UP	AD20
UP	DOWN	AD25
UP	UP	PIN 127

hocnghetructuyen.vn

22K TO 47K PULL-UPS MUST BE PLACED ON INTA#, PME#, SERIRQ# & CLKRUN#.

hocnghetructuyen.vn

Title

OZ601T(DUAL LAYOUT)

Document Number

S06 MAINBOARD

Date: Thursday, December 16, 2004

Sheet 43 of 45

Rev

A

11_09.MOVE VRMPGD BUFFER FROM PAGE 39(VCORE) TO PAGE 16(ICH 3 OF 4)
11_10.Modify T/P Connector Circuit for Material Change
11_10.Modify Parts to Combine BOM
R241 R0402 +/-1% TO R0402 +/-5%
R48 R0603 +/- 1% TO R0402 +/-5%
R47,R57,R84,R85,R86,R113,R114,R115,R178,R179,R180,R197,R200,R203 TO R0402 +/-5%
BC3,BC27,PC69,PC70,PC71,BC283,BC322,BC323,BC339,BC355,BC620,BC472,TC12 TO +80%/-20%, Y5V, 10V, SMD0805 CC0805ZRY5V6BB106
BC450,BC462,BC477,BC478,BC479,BC480,BC481,C19,BC499,BC500,BC501,BC529,BC531,BC532,BC533,BC618,BC622,BC623,BC636,BC514 TO CC0603ZRY5V6BB105 CAP, 1uF, +80%/-20%, Y5V, 10V, SMD0603
BC619,BC637 FROM CAP, 220pF, +/-5%, NPO, 50V, SMD0603 TO CAP, 220pF, +/-5%, NPO, 25V, SMD0402
Q1,Q2,Q4,Q5,PQ5,Q6,Q7,Q18,Q19,Q20,Q21,Q9 FROM MOS N, 2N7002, 7.5 Ohm@Vgs=10V, SOT-23-3P, SMD TO MOS N, 2N7002, 5.3 Ohm@Vgs=4.5V, SOT-23-3P, SMD
BC1,BC534,BC537 FROM CAP, 4.7uF, +/-10%, X5R, 10V, SMD0805 TO CAP, 4.7uF, +80%/-20%, Y5V, 10V, SMD0805
Change CarBus Controler From CB810 to OZ711MP1

11_10. change Q10 TO P-CHANNEL MOS
11_11. Change MDC Suspend Power from 3D3V_Lan_s5 to 3D3v_S5
11_11. Add R604,L13,L14 use TDK
11_11. chang MOS 2N7002 TO VENDOR CHEMKO
change USB to use 0,1,6,7 four Ports
11_12. Modify Parts to combine BOM

change BC12,PC13,C24,C25,C26,BC373,BC374,BC375 from CAP, 0.1uF, +80%/-20%, Y5V, 16V, SMD0603 CC0603ZRY5V7BB104 TO CAP, 0.1uF, +80%/-20%, Y5V, 16V, SMD0402 CC0402ZRY5V7BB104
BC76 FROM CAP, 1uF, +80%/-20%, Y5V, 6.3V, SMD0402 CC0402ZRY5V5BB105 TO CAP, 1uF, +80%/-20%, Y5V, 10V, SMD040 CC0402ZRY5V6BB105
BC581,BC583,BC587,BC589,BC593,BC595,BC597,BC599,BC601,BC603,BC605,BC607,BC609,BC611,BC613,BC615 FROM CAP, 2.2uF, +80%/-20%, Y5V, 16V, SMD0805 CC0805ZRY5V7BB225 TO CAP, 2.2uF, +80%/-20%, Y5V, 10V, SMD0805
BC409,BC307 FROM CAP, 22uF, +80%/-20%, Y5V, 10V, SMD1206 CC1206ZRY5V6BB226 TO CAP, 22uF, +/-10%, X5R, 6.3V, SMD1206 CC1206KRX5R5BB226
BC378,BC380,BC381,BC382,BC385,BC389,BC395 FROM CAP, 4.7uF, +/-10%, X5R, 6.3V, SMD0805 CC0805KRX5R5BB475 TO CAP, 4.7uF, +80%/-20%, Y5V, 10V, SMD0805 CC0805ZRY5V6BB475

11_12. Modify CR1 S_VCC Pin CONNECT to SD/MS/XD_DATA1
11_13. Page21, add CarBus PME# signal connection to ICH6
11_13. Page 20 change R345 Dummy
11_13. Change U4A,U4B,U4C to 74HCT1G125GW U36,U37,U38
11_13.Change R352,R353,R354,R355 R493,R494,R495,R496,R497,R498,R499,R500 TO 0402 0 ohm
11_14.Page 7 Modefy the Level Shift circuit,change R507,R508 Reserved,Q18,Q19,R506 @GM
11_14. Replace LAN FB with 0 Ohm,include FB3,4,5,6,7
11_14.Change R352,353,354,355 to 1% tolerance
11_15.Change R34,R40 Reserved
11_15.change R133,R140 to R0805
11_15 add R612,R613
11_15 chang Page 25 Lan Transformer H5062@Giga and H1285@8100c
11_15. Add BC679,BC680
11_16 Change R260 Dummy,R539 Reserved
11_18 Change L13,L14 to TDK ACM2012-900-2P-T000
11_18 page 7 Del some CFG pins and TestPoints to meet Layout needs
11_22. change R368 Reserved
11_23. Updated connector accroding ME's request Audio Jack, RTC header, Battery CONN changed
11_24. UPDATED EXTERNAL GRAPHIC CARD, DEL GID SIGNALS

12_07 add R630 R631, DUMMY R95,R96,R613 DEL R474,R539,R147

11_26
ADD R623,R624,NET RTC SENSE, CHANGE OZ601T REMARK TO @OZ601T
MOVE R622 FOR IDSEL, MODIFIED IT TO 100OHM,ADD R623,R625,R626,
DUMMY R18,R26,CHANGE TC1,TC2,TC13,TC14,TC9,TC15,R447,R448

12_2 DEL SMBUS OF LAN,DEL R518,R542,ADD R627,R628,BC692.CHANGE R518 TO 22ohm, CHANGE D37,CORRECT AC'97 BIT CLOCK
CHANGE BC622.BC623 TO 0.47U.BC499 TO 10U. BC500 TO 0.1U.TC1.TC2 TO C2016M0100SD

12_3 ADD R629,R630,R631,DEL R540
DEL EC's 168 pin, DEL SMI# OF EC, ADD THERMAL ALERT TO EXT_GRAHPIC

12_15 Change BC444 Reserved,R185,R186 @GM

12_4
1.change PR56 to 0603 1K (RC0603JR-071K)
2.PR18 change to 0603 0ohm (RC0603JR-070R)
3.OZ8604LN pin7 name change to REF3D3V
4.VSET ISET need pull low with 10K
5.ADD PD27 (SSM54PT)
6.ADD PR152-PR156 (RC0402JR-0710K)
7.ADD PR159 (RC0402JR-0733K)
8.ADD PC117,PC118 (CC0402ZRY5V7BB104)
9.CHANGE PC16 TO 0.47uF (CC0805ZRY5V8BB474)
10.CHANGE PR59,PR70 TO 120K (RC0603FR-07120K)
11.CHANGE PR60,PR71 TO 45.3K (RC0603FR-0745K3)

hocnghetructuyen.vn

1.PCI,PC3 CHANGE TO REQUEST
2.PC17 CHANGE TO 4.7uF
3.OZ860 Pin17:AGND
4.OZ824 PGD2 PULL HIGH 3D3V_S5
5.OZ824 SKIP2 CONNECT TO 3D3V_S5
6.OZ824 Pin6,7 VDDA,CE CONNECT TO 5V_S5
7.PC14,PC34 CHANGE TO REQUEST
8.PC39,PC48 PC33 PC42 PC67 CHANGE TO REQUEST
9.PQ24,PQ5,PQ9,PQ27 CHANGE TO 2N7002EPT
10.PQ3 CHANGE TO TP0610K
11.PD10,PD11,PD12 CHANGE TO SSM24PT
12.PD19 CHANGE TO CH501H-40
13.PTC1 CHANGE TO 4TPE220MIC
14.ADD ONE PU10:Si4800BDY
15.PR22 CHANGE TO REQUEST
16.ADD NETNAME

2004年11月13日
1.PC13(CC0603ZRY5V7BB104) CHANGE TO CC0603ZRY5V8BB104
2.PC15(CC0603ZRY5V5BB225) CHANGE TO CC0603ZRY5V6BB225
3.PC99(CC0402JRNPO9BN221) CHANGE TO CC0402JRNPO8BN221

2004年11月17日
1.PR115 (RC0603FR-0754K9) CHANGE TO RC0402FR-0754K9
2.PC27,PC28 (CC0603KRX7R8BB104) CHANGE TO CC0603ZRY5V8BB104
3.ADD TWO BY PASS CAP PC114,PC115 (CC0402ZRY5V7BB104) TO OZ860 PIN3&PIN16
4.MAX1999 ADD LOW4 PROTECT CKT
5.CHANGE PD13 (DUMMT) TO DUMMY
6.PC13 (CC0603ZRY5V8BB104) CHANGE TO CC0402ZRY5V7BB104

2004年11月19日
1.ADD PQ34 2N7002EPT
2.CHANGE PU7 TO SI4435BDY
3.ADD PR143 RC0402JR-07100K
4.ADD PC116 CC0402ZRY5V7BB104

2004年11月24日
1.ADD PR145 (DUMMY) RCO402JR-070R
2.ADD PR144 (DUMMY) RCO603JR-074K7
3.CHANGE PR139 TO RCO402JR-07300K
4.CHANGE PR140 TO RCO402JR-07100K

2004年11月25日
1.CHANGE PR12 PR13 TO 33m (WSL2512R0330FEK)
2.CHANGE PTC2 PTC3 TO (TLPSLV0J157M(18)12RE)

2004年11月29日
1.CHANGE PR56 TO 1K (RC0402JR-071K)
2.CHANGE PR64 TO 45K (RC0402FR-0745K)
3.CHANGE PR65 TO 105K (RC0402FR-07105K)
4.CHANGE PL5 TO 3.3uH (IHLF2525CZRZ3R3M01)
5.CHANGE PR17 TO (RC0402JR-0722K)

2004年12月1日
1.CHANGE PU1 TO OZ8604LN
2.P35:ADD FUNCTION:CHARON#/OFF,AND BTSENSE
3.ADD PR148,PR149,PR150,PD27,PQ35
4.CHANGE PR 62 (RC0402FR-07100K)



Title

HISTORY

Document Number

S06 MAINBOARD

Rev

A

Date:

Thursday, December 16, 2004

Sheet

44

of

45

Device Rails	CPU	GMCH	ICH6-M	ENE3910	DDRII	Audio	HDD	ODD	LCD	INV	USB2.0	LAN	SIO	OZ711	CLK GEN	EXT VGA
3D3V_AUX_S5				●												
5V_AUX_S5																
3D3V_S5			●									●				
5V_S5																
1D5V_S5			●													
VDIMM (1D8V_S3)		●			●											
VTT_MEM (0D9V_S0)					●											
3D3V_S0		●	●		●	●			●	●			●	●	●	●
5V_S0						●	●	●		●	●			●		
2D5V_S0		●	●													●
1D5V_S0	●	●	●													●
1D05V_S0	●	●	●													
VCC_CORE_S0	●															
1D8V_S0																●
DCBATOUT										●						●

hocnghetructuyen.vn