


LZ2 Block Diagram

Project code: 91.4K101.001 ZY LZ2
91.4J301.001 XR LX2
PCB P/N : 07260-SB
Revision : SA



SYSTEM DC/DC TPS51120		36
INPUTS	OUTPUTS	
DCBATOUT	5V_S5	3D3V_S5
SYSTEM DC/DC TPS51124		37
INPUTS	OUTPUTS	
DCBATOUT	1D05V_S0	1D5V_S3
TPS51100		38
1D5V_S3	DDR_VREF_S0 (1.5A)	DDR_VREF_S3
1D5V_S3	1D5V_S0	33
CHARGER BQ24740		39
INPUTS	OUTPUTS	
DCBATOUT	CHG_PWR 18V	UP+5V 5V 100mA
CPU DC/DC ADP3208		35
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE	

PCB 8-LAYER STACKUP

TOP _____
GND _____
S _____
S _____
PWR _____
S _____
GND _____
BOTTOM _____

<Variant Name>

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		BLOCK DIAGRAM	
Size A3	Document Number		Rev SB
Date: Friday, April 11, 2008		Sheet 1 of 41	

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/ GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved Rising Edge of PWROK.	This signal has a weak internal pull-down. Note:This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap(Server Only) Rising edge of PWROK	Tying this strap low configures DMI for Sicompatible operation. This signal has a weak internal pull-up. NOTE: ESI compatible mode is for server latforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/ GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRS1PVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5
page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG11 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled(Note2) 1 = The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes.15->0,14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALL2 mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversaal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital display Port and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present/ PCIe disabled

NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.

Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

PCIE Routing


LANE1	BroadCom LAN
LANE2	MiniCard WLAN
LANE4	NewCard

History:

LAB: 2008/01/02

USB Table


USB	
Pair	Device
0	JACK0
1	NC
2	JACK2
3	NC
4	BLUETOOTH
5	JACK1
6	Fringer Print
7	Mini Card
8	CAMERA
9	NEW CARD
10	CARDREADER
11	NC



17,33,35,36,37,39,41	DCBATOUT	DCBATOUT
7,19,29,34,36,39,40	3D3V_AUX_S5	3D3V_AUX_S5
7,31,33,36,39	5V_AUX_S5	5V_AUX_S5
17,20,21,22,23,24,26,29,30,31,33,34,36,37,41	3D3V_S5	3D3V_S5
22,32,33,36,37,38,41	5V_S5	5V_S5
10,12,13,15,16,33,37,38,41	1D5V_S3	1D5V_S3
15,16,38	0D75V_S3	0D75V_S3
13,33,38	1D8V_S0	1D8V_S0
3,7,10,11,13,15,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,34,35,36,37,38,41	3D3V_S0	3D3V_S0
7,13,17,18,22,23,24,25,33,34,35,41	5V_S0	5V_S0
4,5,6,8,10,11,12,13,19,22,33,37	1D05V_S0	1D05V_S0
3,5,13,19,20,22,31,33	1D5V_S0	1D5V_S0







<Variant Name>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reference	
Size C	Document Number
	LZ2
Date: Wednesday, April 16, 2008	Sheet 2 of 41
Rev	SB




Place each resistor within 0.5" of each pin



This capacitor must near CPU





U55D		
A4	VSS[0001]	VSS[0082]
A8	VSS[0002]	VSS[0083]
A11	VSS[0003]	VSS[0084]
A14	VSS[0004]	VSS[0085]
A16	VSS[0005]	VSS[0086]
A19	VSS[0006]	VSS[0087]
A23	VSS[0007]	VSS[0088]
A26	VSS[0008]	VSS[0089]
B6	VSS[0009]	VSS[0090]
B8	VSS[0100]	VSS[0091]
B11	VSS[0101]	VSS[0092]
B13	VSS[0102]	VSS[0093]
B16	VSS[0103]	VSS[0094]
B19	VSS[0104]	VSS[0095]
B21	VSS[0105]	VSS[0096]
B24	VSS[0106]	VSS[0097]
C5	VSS[0107]	VSS[0098]
C8	VSS[0108]	VSS[0099]
C11	VSS[0109]	VSS[0100]
C14	VSS[0200]	VSS[0101]
C16	VSS[0201]	VSS[0102]
C19	VSS[0202]	VSS[0103]
C2	VSS[0203]	VSS[0104]
C22	VSS[0204]	VSS[0105]
C25	VSS[0205]	VSS[0106]
D1	VSS[0206]	VSS[0107]
D4	VSS[0207]	VSS[0108]
D8	VSS[0208]	VSS[0109]
D11	VSS[0209]	VSS[0110]
D13	VSS[0300]	VSS[0111]
D16	VSS[0301]	VSS[0112]
D19	VSS[0302]	VSS[0113]
D23	VSS[0303]	VSS[0114]
D26	VSS[0304]	VSS[0115]
E3	VSS[0305]	VSS[0116]
F6	VSS[0306]	VSS[0117]
F8	VSS[0307]	VSS[0118]
F11	VSS[0308]	VSS[0119]
F14	VSS[0309]	VSS[0120]
F16	VSS[0400]	VSS[0121]
F19	VSS[0401]	VSS[0122]
F21	VSS[0402]	VSS[0123]
F24	VSS[0403]	VSS[0124]
F5	VSS[0404]	VSS[0125]
F8	VSS[0405]	VSS[0126]
F11	VSS[0406]	VSS[0127]
F13	VSS[0407]	VSS[0128]
F16	VSS[0408]	VSS[0129]
F19	VSS[0409]	VSS[0130]
F2	VSS[0500]	VSS[0131]
F25	VSS[0501]	VSS[0132]
G4	VSS[0502]	VSS[0133]
G1	VSS[0503]	VSS[0134]
G23	VSS[0504]	VSS[0135]
G26	VSS[0505]	VSS[0136]
H3	VSS[0506]	VSS[0137]
H6	VSS[0507]	VSS[0138]
H21	VSS[0508]	VSS[0139]
H24	VSS[0509]	VSS[0140]
J2	VSS[0600]	VSS[0141]
J6	VSS[0601]	VSS[0142]
J22	VSS[0602]	VSS[0143]
J25	VSS[0603]	VSS[0144]
K1	VSS[0604]	VSS[0145]
K4	VSS[0605]	VSS[0146]
K23	VSS[0606]	VSS[0147]
K26	VSS[0607]	VSS[0148]
L3	VSS[0608]	VSS[0149]
L6	VSS[0609]	VSS[0150]
L21	VSS[0700]	VSS[0151]
L24	VSS[0701]	VSS[0152]
M2	VSS[0702]	VSS[0153]
M5	VSS[0703]	VSS[0154]
M22	VSS[0704]	VSS[0155]
M25	VSS[0705]	VSS[0156]
N1	VSS[0706]	VSS[0157]
N4	VSS[0707]	VSS[0158]
N23	VSS[0708]	VSS[0159]
N26	VSS[0709]	VSS[0160]
P3	VSS[0800]	VSS[0161]
B1	VSS[0801]	VSS[0162]
	VSS	VSS[0163]




Layout notice : Both DN3 and DP3 routing
10 mil trace width and 10 mil spacing



GND = Internal Oscillator Selected
+3.3V = External 32.768kHz Clock Selected





15 M_A_DQ[63..0] <<>>
15 M_A_DM[7..0] <<>>
15 M_A_DQS[7..0] <<>>
15 M_A_DQS# [7..0] <<>>
15 M_A_A[14..0] <<>>

16 M_B_DQ[63..0] <<>>
16 M_B_DM[7..0] <<>>
16 M_B_DQS[7..0] <<>>
16 M_B_DQS# [7..0] <<>>
16 M_B_A[14..0] <<>>

U56D			4 OF 10
M_A_D00	AJ38	SA_D0_0	BD21
M_A_D01	AJ38	SA_D0_1	BD21
M_A_D02	AN38	SA_D0_2	BD21
M_A_D03	AM38	SA_D0_3	BD21
M_A_D04	AJ38	SA_D0_4	BD21
M_A_D05	AJ40	SA_D0_5	BD21
M_A_D06	AM44	SA_D0_6	BD21
M_A_D07	AM42	SA_D0_7	BD21
M_A_D08	AN43	SA_D0_8	BD21
M_A_D09	AM44	SA_D0_9	BD21
M_A_D10	AJ40	SA_D0_10	BD21
M_A_D11	AT38	SA_D0_11	BD21
M_A_D12	AN41	SA_D0_12	BD21
M_A_D13	AN39	SA_D0_13	BD21
M_A_D14	AJ44	SA_D0_14	BD21
M_A_D15	AJ42	SA_D0_15	BD21
M_A_D16	AJ42	SA_D0_16	BD21
M_A_D17	AY44	SA_D0_17	BD21
M_A_D18	BA40	SA_D0_18	BD21
M_A_D19	BD43	SA_D0_19	BD21
M_A_D20	AV41	SA_D0_20	BD21
M_A_D21	AY43	SA_D0_21	BD21
M_A_D22	BB41	SA_D0_22	BD21
M_A_D23	BC40	SA_D0_23	BD21
M_A_D24	AY37	SA_D0_24	BD21
M_A_D25	BD38	SA_D0_25	BD21
M_A_D26	AY37	SA_D0_26	BD21
M_A_D27	AT36	SA_D0_27	BD21
M_A_D28	AY38	SA_D0_28	BD21
M_A_D29	BB38	SA_D0_29	BD21
M_A_D30	AY36	SA_D0_30	BD21
M_A_D31	AW36	SA_D0_31	BD21
M_A_D32	BD13	SA_D0_32	BD21
M_A_D33	AI11	SA_D0_33	BD21
M_A_D34	BC11	SA_D0_34	BD21
M_A_D35	BA12	SA_D0_35	BD21
M_A_D36	AJ13	SA_D0_36	BD21
M_A_D37	AV13	SA_D0_37	BD21
M_A_D38	BD12	SA_D0_38	BD21
M_A_D39	BC12	SA_D0_39	BD21
M_A_D40	BB9	SA_D0_40	BD21
M_A_D41	BA9	SA_D0_41	BD21
M_A_D42	AJ10	SA_D0_42	BD21
M_A_D43	AV9	SA_D0_43	BD21
M_A_D44	BA11	SA_D0_44	BD21
M_A_D45	BD9	SA_D0_45	BD21
M_A_D46	AY8	SA_D0_46	BD21
M_A_D47	BA6	SA_D0_47	BD21
M_A_D48	AV5	SA_D0_48	BD21
M_A_D49	AV7	SA_D0_49	BD21
M_A_D50	AT9	SA_D0_50	BD21
M_A_D51	AN8	SA_D0_51	BD21
M_A_D52	AJ6	SA_D0_52	BD21
M_A_D53	AJ6	SA_D0_53	BD21
M_A_D54	AT5	SA_D0_54	BD21
M_A_D55	AN10	SA_D0_55	BD21
M_A_D56	AM11	SA_D0_56	BD21
M_A_D57	AM5	SA_D0_57	BD21
M_A_D58	AJ8	SA_D0_58	BD21
M_A_D59	AJ8	SA_D0_59	BD21
M_A_D60	AN12	SA_D0_60	BD21
M_A_D61	AM13	SA_D0_61	BD21
M_A_D62	AJ11	SA_D0_62	BD21
M_A_D63	AJ12	SA_D0_63	BD21

DDR SYSTEM MEMORY A

CANTIGA-GM-GP-U-NF

U56E			5 OF 10
M_B_D00	AK47	SB_DO_0	BC16
M_B_D01	AK46	SB_DO_1	BC17
M_B_D02	AP47	SB_DO_2	BC33
M_B_D03	AP46	SB_DO_3	BC33
M_B_D04	AJ46	SB_DO_4	BC16
M_B_D05	AJ48	SB_DO_5	BC17
M_B_D06	AM48	SB_DO_6	BC33
M_B_D07	AP48	SB_DO_7	BC16
M_B_D08	AJ47	SB_DO_8	BC17
M_B_D09	AJ46	SB_DO_9	BC33
M_B_D10	RA48	SB_DO_10	BC16
M_B_D11	AY48	SB_DO_11	BC17
M_B_D12	AT47	SB_DO_12	BC33
M_B_D13	AK47	SB_DO_13	BC16
M_B_D14	BA47	SB_DO_14	BC17
M_B_D15	BC47	SB_DO_15	BC33
M_B_D16	BC46	SB_DO_16	BC16
M_B_D17	BC44	SB_DO_17	BC17
M_B_D18	BC43	SB_DO_18	BC33
M_B_D19	BC43	SB_DO_19	BC16
M_B_D20	BE45	SB_DO_20	BC17
M_B_D21	BC41	SB_DO_21	BC33
M_B_D22	BE40	SB_DO_22	BC16
M_B_D23	BF41	SB_DO_23	BC17
M_B_D24	BC38	SB_DO_24	BC33
M_B_D25	BF38	SB_DO_25	BC16
M_B_D26	BH35	SB_DO_26	BC17
M_B_D27	BH35	SB_DO_27	BC33
M_B_D28	BH40	SB_DO_28	BC16
M_B_D29	BH39	SB_DO_29	BC17
M_B_D30	BH34	SB_DO_30	BC33
M_B_D31	BH34	SB_DO_31	BC16
M_B_D32	BH14	SB_DO_32	BC17
M_B_D33	BH12	SB_DO_33	BC33
M_B_D34	BH11	SB_DO_34	BC16
M_B_D35	BH8	SB_DO_35	BC17
M_B_D36	BH12	SB_DO_36	BC33
M_B_D37	BF11	SB_DO_37	BC16
M_B_D38	BF9	SB_DO_38	BC17
M_B_D39	BC9	SB_DO_39	BC33
M_B_D40	BC8	SB_DO_40	BC16
M_B_D41	AV1	SB_DO_41	BC17
M_B_D42	AV1	SB_DO_42	BC33
M_B_D43	BE8	SB_DO_43	BC16
M_B_D44	BE8	SB_DO_44	BC17
M_B_D45	BE5	SB_DO_45	BC33
M_B_D46	BA1	SB_DO_46	BC16
M_B_D47	BD1	SB_DO_47	BC17
M_B_D48	AV2	SB_DO_48	BC33
M_B_D49	AJ3	SB_DO_49	BC16
M_B_D50	AR3	SB_DO_50	BC17
M_B_D51	AN2	SB_DO_51	BC33
M_B_D52	AY2	SB_DO_52	BC16
M_B_D53	AJ1	SB_DO_53	BC17
M_B_D54	AP3	SB_DO_54	BC33
M_B_D55	AR1	SB_DO_55	BC16
M_B_D56	AL1	SB_DO_56	BC17
M_B_D57	AL2	SB_DO_57	BC33
M_B_D58	AH1	SB_DO_58	BC16
M_B_D59	AM2	SB_DO_59	BC17
M_B_D60	AM3	SB_DO_60	BC33
M_B_D61	AJ3	SB_DO_61	BC16
M_B_D62	AJ3	SB_DO_62	BC17
M_B_D63	AJ3	SB_DO_63	BC33

DDR SYSTEM MEMORY B

CANTIGA-GM-GP-U-NF

U56E			5 OF 10
M_B_D00	AK47	SB_DO_0	BC16
M_B_D01	AK46	SB_DO_1	BC17
M_B_D02	AP47	SB_DO_2	BC33
M_B_D03	AP46	SB_DO_3	BC33
M_B_D04	AJ46	SB_DO_4	BC16
M_B_D05	AJ48	SB_DO_5	BC17
M_B_D06	AM48	SB_DO_6	BC33
M_B_D07	AP48	SB_DO_7	BC16
M_B_D08	AJ47	SB_DO_8	BC17
M_B_D09	AJ46	SB_DO_9	BC33
M_B_D10	RA48	SB_DO_10	BC16
M_B_D11	AY48	SB_DO_11	BC17
M_B_D12	AT47	SB_DO_12	BC33
M_B_D13	AK47	SB_DO_13	BC16
M_B_D14	BA47	SB_DO_14	BC17
M_B_D15	BC47	SB_DO_15	BC33
M_B_D16	BC46	SB_DO_16	BC16
M_B_D17	BC44	SB_DO_17	BC17
M_B_D18	BC43	SB_DO_18	BC33
M_B_D19	BC43	SB_DO_19	BC16
M_B_D20	BE45	SB_DO_20	BC17
M_B_D21	BC41	SB_DO_21	BC33
M_B_D22	BE40	SB_DO_22	BC16
M_B_D23	BF41	SB_DO_23	BC17
M_B_D24	BC38	SB_DO_24	BC33
M_B_D25	BF38	SB_DO_25	BC16
M_B_D26	BH35	SB_DO_26	BC17
M_B_D27	BH35	SB_DO_27	BC33
M_B_D28	BH40	SB_DO_28	BC16
M_B_D29	BH39	SB_DO_29	BC17
M_B_D30	BH34	SB_DO_30	BC33
M_B_D31	BH34	SB_DO_31	BC16
M_B_D32	BH14	SB_DO_32	BC17
M_B_D33	BH12	SB_DO_33	BC33
M_B_D34	BH11	SB_DO_34	BC16
M_B_D35	BH8	SB_DO_35	BC17
M_B_D36	BH12	SB_DO_36	BC33
M_B_D37	BF11	SB_DO_37	BC16
M_B_D38	BF9	SB_DO_38	BC17
M_B_D39	BC9	SB_DO_39	BC33
M_B_D40	BC8	SB_DO_40	BC16
M_B_D41	AV1	SB_DO_41	BC17
M_B_D42	AV1	SB_DO_42	BC33
M_B_D43	BE8	SB_DO_43	BC16
M_B_D44	BE8	SB_DO_44	BC17
M_B_D45	BE5	SB_DO_45	BC33
M_B_D46	BA1	SB_DO_46	BC16
M_B_D47	BD1	SB_DO_47	BC17
M_B_D48	AV2	SB_DO_48	BC33
M_B_D49	AJ3	SB_DO_49	BC16
M_B_D50	AR3	SB_DO_50	BC17
M_B_D51	AN2	SB_DO_51	BC33
M_B_D52	AY2	SB_DO_52	BC16
M_B_D53	AJ1	SB_DO_53	BC17
M_B_D54	AP3	SB_DO_54	BC33
M_B_D55	AR1	SB_DO_55	BC16
M_B_D56	AL1	SB_DO_56	BC17
M_B_D57	AL2	SB_DO_57	BC33
M_B_D58	AH1	SB_DO_58	BC16
M_B_D59	AM2	SB_DO_59	BC17
M_B_D60	AM3	SB_DO_60	BC33
M_B_D61	AJ3	SB_DO_61	BC16
M_B_D62	AJ3	SB_DO_62	BC17
M_B_D63	AJ3	SB_DO_63	BC33



SB_BS_0	BC16	M_B_BS0	M_B_BS0	16
SB_BS_1	BC17	M_B_BS1	M_B_BS1	16
SB_BS_2	BC33	M_B_BS2	M_B_BS2	16
SB_RAS#	AJ17	DDR_B_RAS#	DDR_B_RAS#	16
SB_CAS#	BC16	DDR_B_CAS#	DDR_B_CAS#	16
SB_WE#	BE14	DDR_B_WE#	DDR_B_WE#	16
SB_DM_0	AM47	M_B_DM0	M_B_DM0	16
SB_DM_1	AV47	M_B_DM1	M_B_DM1	16
SB_DM_2	BD40	M_B_DM2	M_B_DM2	16
SB_DM_3	BC35	M_B_DM3	M_B_DM3	16
SB_DM_4	BA11	M_B_DM4	M_B_DM4	16
SB_DM_5	BA3	M_B_DM5	M_B_DM5	16
SB_DM_6	AK1	M_B_DM6	M_B_DM6	16
SB_DM_7	AK2	M_B_DM7	M_B_DM7	16
SB_DQS_0	AL47	M_B_DQS0	M_B_DQS0	16
SB_DQS_1	AV46	M_B_DQS1	M_B_DQS1	16
SB_DQS_2	BC41	M_B_DQS2	M_B_DQS2	16
SB_DQS_3	BC37	M_B_DQS3	M_B_DQS3	16
SB_DQS_4	BH9	M_B_DQS4	M_B_DQS4	16
SB_DQS_5	BH2	M_B_DQS5	M_B_DQS5	16
SB_DQS_6	AJ1	M_B_DQS6	M_B_DQS6	16
SB_DQS_7	AN6	M_B_DQS7	M_B_DQS7	16
SB_DQS#_0	AL46	M_B_DQS#0	M_B_DQS#0	16
SB_DQS#_1	AV47	M_B_DQS#1	M_B_DQS#1	16
SB_DQS#_2	BH41	M_B_DQS#2	M_B_DQS#2	16
SB_DQS#_3	BH37	M_B_DQS#3	M_B_DQS#3	16
SB_DQS#_4	BC9	M_B_DQS#4	M_B_DQS#4	16
SB_DQS#_5	BC2	M_B_DQS#5	M_B_DQS#5	16
SB_DQS#_6	AT2	M_B_DQS#6	M_B_DQS#6	16
SB_DQS#_7	AN6	M_B_DQS#7	M_B_DQS#7	16
SB_MA_0	AV17	M_B_A0	M_B_A0	16
SB_MA_1	BA25	M_B_A1	M_B_A1	16
SB_MA_2	BC25	M_B_A2	M_B_A2	16
SB_MA_3	AV25	M_B_A3	M_B_A3	16
SB_MA_4	AV25	M_B_A4	M_B_A4	16
SB_MA_5	BB28	M_B_A5	M_B_A5	16
SB_MA_6	AV28	M_B_A6	M_B_A6	16
SB_MA_7	AV28	M_B_A7	M_B_A7	16
SB_MA_8	AT33	M_B_A8	M_B_A8	16
SB_MA_9	BD33	M_B_A9	M_B_A9	16
SB_MA_10	BB16	M_B_A10	M_B_A10	16
SB_MA_11	AW33	M_B_A11	M_B_A11	16
SB_MA_12	AY33	M_B_A12	M_B_A12	16
SB_MA_13	BH15	M_B_A13	M_B_A13	16
SB_MA_14	AJ33	M_B_A14	M_B_A14	16

<Variant Name>

Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Cantiga(2/7):DDR3		
Size	Document Number	Rev
C	LZ2	SB
Date:	Wednesday, April 16, 2008	Sheet 9 of 41

RESERVED#AL34	ME_JTAG_TCK
RESERVED#AK34	ME_JTAG_TDI
RESERVED#AN35	ME_JTAG_TDO
RESERVED#AM35	ME_JTAG_TMS


1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----




緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Cantiga(3/7):DMI/PM/CFG/GF			
Size	Document Number	Rev	
C	L72	SB	
Date: Wednesday, April 16, 2008		Sheet 10 of	41



















<Variant Name>  Wistron Corporation 21F, 88, Sec.1, Hei Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DDR2 SODIMM-B (REVERSE TYPE)	
Size A2	Document Number L72
Date: Wednesday, April 16, 2008	Sheet 16 of 41
Rev SB	


[illegible][illegible]







		Wistron Corporation 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size		Document Number	
Date: Wednesday, April 16, 2008		Sheet 20 of 41	
ICH9-M (1 of 4)		Rev	
L2Z		SB	







Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance

SMBUS






緯創資通

Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
ICH9-M (4 of 4)		
Size	Document Number	Rev
	LZ2	SB
Date: Wednesday, April 16, 2008	Sheet 23 of	41



BT CONNECTOR

[illegible][illegible]









- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.




R1302	C38	SD_D1 OUT FROM	IC P/N
10K	47 PF	PIN 26(MS_D1)	5158&5158E
NC	NC	PIN 23	5158E




	R71	R72
RTS5158	ASM	ASM
RTS5158E	NO ASM	NO ASM



<Core Design>				
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title				
CARD READER				
Size A3	Document Number			Rev
	LZ2			SB
Date:	Wednesday, April 16, 2008		Sheet 28 of 41	





Primary : STMicro LIS244AL
2nd: ADI ADXL322

Width = 6 mil & Spacing = 10 mil
for three Output traces

	ADXL322 LIS244AL	No Accel
R545	NO_ASM	ASM
R547	ASM	ASM
All other	ASM	NO_ASM


Layout Comment :

- (1) Place C148, C149, Q18, R116, R121, C126, C130, R107, R106 close to U18.
- (2) Avoid routing under DCDC switching area.


BOM1

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GSENSOR			
Size	Document Number	Rev	SB
LZ2			
Date: Wednesday, April 16, 2008		Sheet 30 of 41	

Timing diagram for CLK_PCIE_MINI and CLK_PCIE_MINI# signals. The diagram shows two signals: CLK_PCIE_MINI (3) and CLK_PCIE_MINI# (3). CLK_PCIE_MINI is a square wave signal. CLK_PCIE_MINI# is an inverted square wave signal. The signals are connected to the R499 pin of the MINI R500 and the OR2J-2-GP pin of the OR2J-2-GP. The signals are also connected to the PCIE_RXN2 (20) pin of the PCIE_RXN2.







Place them Near to Connector







BOM1

Title			
MINI CARD & NEWCARD			
Size A3	Document Number		Rev
	LZ2		SE
Date:	Wednesday, April 16, 2008	Sheet	31 of 41

USB * 3 PORT




Finger Print





BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.







Title			
USB CONN/FINGER PRINT			
Size B	Document Number		Rev
	LZ2		SB
Date:	Wednesday, April 16, 2008	Sheet 32 of	41




Run Power



BOM1		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	Document Number	Rev	SB
PWRPLANE&RESET LOGIC		L22	
Date: Wednesday, April 16, 2008	Sheet 33 of 41		








Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

TPS51124 1D8V 1D05V

SE

Sheet 37 of 41


CHARGER




BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Charger BQ24740			
Size	Document Number	LZ2	Rev SB
Date: Wednesday, April 16, 2008		Sheet 39	of 41

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **PTH FOR SCREW HOLES**

Size A3 Document Number


LZ2

Rev **SB**

Date: Wednesday, April 16, 2008

Sheet 40 of 41

AV Panel




TouchPad Connector




ODD CONN




Launch Board



Finger Print CONN




BT CONNECTOR



SATA CONN



HEADPHONE CONN




FAN CONN




SPEAKER CONN



MODEM CABLE CONN




USB BOARD CONN



WIRELESS SWITCH




MIC CONN



ADT BOARD CONN




BATTERY CONN






SC


FOR EMI Solution



FOR EMI Solution



EMI CAPACITOR



BOM1

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title	TTEST_PAD
Size	Document Number
C	LZ2
Date:	Wednesday, April 16, 2008
Sheet	41 of 41
Rev	SB