

# The Flipped Voltage Follower (FVF)

**A useful cell for low-voltage,  
low-power circuit design**


A.Torralba<sup>1</sup>

J. Ramírez-Angulo<sup>2</sup>, R.G.Carvajal<sup>1</sup>, A. López-Martín<sup>3</sup>,

<sup>1</sup>Dpto. de Ingeniería Electrónica, Escuela Superior de Ingenieros, Universidad de Sevilla, (SPAIN)

<sup>2</sup>Klipsch School of Electrical Engineering, New Mexico State University, (USA)

<sup>3</sup>Dpto. de Ingeniería Eléctrica y Electrónica, Universidad Pública de Navarra, Pamplona (SPAIN)



# Contents

---




1. Introduction.
2. The Basic FVF.
3. FVF Structures.
4. Applications.
5. Conclusions.

# 1. Introduction



- Portable and mobile, battery-operated devices.
- Power consumption in digital blocks is highly dependent on the supply voltage ( $P \sim V_{DD}^2$ ). This forces to decrease the supply voltage in mixed-signals ASIC's.
- Downscaling of technology forces  $V_{DD}$  to decrease but  $V_T$  does not scale in the same way.
- In the near future




$$V_{DD} < V_{Tn} + |V_{Tp}|$$



# 1. Introduction

- Even very simple circuits do not work under this condition

$$V_{DD} < V_{Tn} + |V_{Tp}|$$




- New design techniques and new circuit structures are required for low voltage, low power design


# 2. The Basic FVF



**a) Conventional Voltage Follower**



**b) Flipped-Voltage Follower (FVF)**




	Sourcing	Sinking	$A_v$	$g_{out}$
<b>a) Conventional</b>	$I_b$	HIGH	$< 1$	$gm_1$
<b>b) FVF</b>	HIGH	$I_b$	$= 1$	$gm_1 gm_2 ro_1$

[Ramírez-Angulo'92] J.Ramírez-Angulo, R.G.Carvajal, A.Torralba, J.Galán, A.P.VegaLeal, and J.Tombs. "The Flipped Voltage Follower: a useful cell for low-voltage low power circuit design," Proc. ISCAS'02, vol. 3, pp. 615-618, 2002.



## Open Loop Analysis



$C_x$  parasitics at node X (incl. LOAD)

$C_y$  parasitics at node Y (incl.  $C_c$  if any)

### Dc gain

$$A_{OL} = V_r / V_T = -gm_2 R_{OLY}$$

$$R_{OLY} = r_b \parallel gm_1 r_o_1 r_o_2,$$

$$R_{OLX} \sim (1+r_b/r_o_1)/gm_1 \parallel r_o_2$$

### Dominant Pole

$$\text{At } Y: w_{pY} = 1 / C_Y R_{OLY}$$

### Non-Dominant Pole


$$\text{At } X: w_{pX} = 1 / C_X R_{OLX}$$

### Gain-Bandwidth Product

$$GB = gm_2 / C_Y$$



## Stability Analysis



$C_X$  parasitics at node X (incl. LOAD)

$C_Y$  parasitics at node Y (incl.  $C_C$  if any)

**Stability Criterion:**  $w_{px} > 2 \text{ GB}$

- For  $I_b$  a simple current mirror ( $r_b \sim r_o_1$ )

$$\frac{C_X}{C_Y} < \frac{gm_1}{4gm_2}$$


- For  $I_b$  a cascode current mirror ( $r_b \sim gm_1 r_o_1 r_o_2$ )

$$\frac{C_X}{C_Y} < \frac{1}{gm_2 r_o_2}$$

usually requires compensation



## 2. The Basic FVF



### Closed Loop Output Resistance

$$R_{CLX} = \frac{R_{OX}}{1 + |A_{OL}|} \approx \frac{\frac{1}{gm_1} \left( 1 + \frac{r_b}{ro_1} \right) || ro_2}{gm_2 (r_b || gm_1 ro_1 ro_2)}$$

- For  $I_b$  a simple current mirror ( $r_b \sim ro_1$ )

$$R_{CLX} \rightarrow \frac{2}{gm_1 gm_2 ro_1}$$



- For  $I_b$  a cascode current mirror ( $r_b \sim gm_1 ro_1 ro_2$ )

$$R_{CLX} \rightarrow \frac{1}{gm_1 gm_2 ro_1}$$

**$A_{CL} \sim 1$  and  $R_{CLX}$  is only a few Ohms (20 – 100) in all cases**




## 2. The Basic FVF



### DC considerations

- $V_{DD}^{\text{MIN}} = V_{GS}^{\text{MIN}} + V_{DS}^{\text{sat}} \sim 0.8 \text{ V}$  for  $0.6\mu\text{m}$  CMOS technology. It is a low-voltage cell.
- But, for large  $V_{DD}$ , biasing  $M_2$  in saturation is difficult for low  $v_i$ . A high-voltage version includes a voltage shifter in the feedback loop [Chung-Chih'95]

[Chung-Chih'95] H.Chung-Chih, H.Changku, M. Ismail, "CMOS low-voltage rail-to-rail V-I converter," Proc. 38th MWSCAS, vol.2, pp. 1337-1340, 1995.



## 3-terminal cell (strong inv.)

$$v_X = v_Z + f(I_b, i_Y)$$

$$v_Y = g(I_b, i_X, i_Y, v_Z) \quad ; \quad f(I_b, i_Y) = \left| V_{Tp} \right| + \sqrt{\frac{2(I_b - i_Y)}{k_p (W/L)_{M_1}}}$$

$$i_7 = 0$$

- For  $M_2$  in saturation

$$g(I_b, i_X, i_Y, v_Z) = V_{DD} - |V_{Tp}| - \sqrt{\frac{2(I_b - i_Y - i_X)}{k_p(W/L)_{M_2}}}$$




- For  $M_2$  in ohmic

$$g(I_b, i_X, i_Y, v_Z) = V_{DD} - |V_{Tp}| - \frac{v_X}{2} - \frac{I_b - i_Y - i_X}{k_p (W/L)_{M_2}} \cdot \frac{1}{v_X}$$

**The most interesting case is for  $i_Y = 0$**





## Current sensor (FVF-CS)







## Non-Symmetrical Class-AB Differential Pair (FVF-NDP)











## Symmetrical Class-AB Pseudo Differential Pair (FVF-PDP)






### Symmetrical Class-AB Differential Pair (FVF-SDP)



**Current sensor (FVF-CS)****Non-Symmetrical Class-AB Differential Pair (FVF-NDP)****Symmetrical Class-AB Pseudo Differential Pair (FVF-PDP)****Symmetrical Class-AB Differential Pair (FVF-SDP)**




## Current sensor (FVF-CS)






## Current sensor (FVF-CS) Low voltage current mirrors



[Rijns'93] J.J.F. Rijns, "54 MHz switched-capacitor video channel equalizer" *Electr.Lett.*, vol. 29, no. 25, pp. 2181-2182, Dec. 1993



- $V_{in}^{MIN} = V_{DSSat}$
- Very low input resistance (a few Ohms)



[Ramirez-Angulo'04] J. Ramírez-Angulo, R.G.Carvajal, A.Torralba, "Low-supply voltage high-performance CMOS current mirror with low input and output voltage requirements," *IEEE TCAS-II*, vol.51, no. 3, pp. 124-129, March 2004.



## Current sensor (FVF-CS) Low voltage current mirrors



Technology	0,35μm CMOS AMS
Minimum supply voltage	1 V
Load resistor	10 KOhm
Bandwidth	120 MHz
Input impedance	A few Ohms
Output impedance	~ 1 GOhm
Input referred noise (@10MHz)	1.5 pA/vHz
Settling time (1%, 4 μA step)	20ns
THD (10 μA pp, @10KHz)	-66dB


[Torralba'02] A. Torralba, R.G.Carvajal, J.Ramírez-Angulo,  
“Output stage for low supply voltage CMOS current mirrors”  
*Electr.Lett.*, vol. 38, no. 24, pp. 1528-1529, Nov. 2002

# 4.FVF-CS Applications




## Current sensor (FVF-CS) Other applications

### $I_{DD}$ TEST CURRENT SENSOR




[Docudray'03] G.O.Ducodray, R.G.Carvajal, J.Ramírez-Angulo, "A high-speed dynamic current sensor scheme for  $I_{DD}$  test using a FVF" *Proc. SSMSD*, pp. 50-53, 2003

### LINEAR V-I CONVERTER




[Karthikeyan'01] S. Karthikeyan, A. Tamminneedi, E.K.F.Lee, "Design of low-voltage front-end interfaces for switched-opamp circuits," *IEEE TCAS-II*, vol.48, no. 7, pp. 722-726, July 2001.



[Rout'00] S. Rout, E.K.F.Lee, "Design of 1 V switched-current cells in standard CMOS process," *Proc. ISCAS*, vol.2, pp. 421-424, 2000


SI Circuits






## Non-Symmetrical Class-AB Differential Pair (FVF-NDP)

NON-LINEAR CLASS\_AB  
TRANSCONDUCTOR



[Peluso'00] V.Peluso, P. Vancorenland, A.M.Marques, M.S.J.Steyaert, W.Sansen, "A 900mV low-power  $\Delta\Sigma$  A/D converter with 77dB dynamic range," *IEEE J.Solid-State Circuits*, vol. 35, no. 4, pp. 632-636, April 2000.


CLASS-AB OUTPUT BUFFER




[Carvajal'02] R.G.Carvajal, A. Torralba, J.Ramírez-Angulo, J.Tombs, F. Muñoz, "Compact low-power high slew-rate CMOS buffer for large capacitive loads," *Electron. Lett.*, vol.38, no. 32, pp. 1348-1349, Oct. 2002.



## CLASS-AB OUTPUT BUFFER




*2 V supply, 10pF capacitor load,  
250 KHz input signal*



[Carrillo'04] J.M.Carrillo R.G.Carvajal, A. Torralba, J.Duque-Carrillo, "Rail-to-rail, low-power high slew-rate CMOS analog buffer," *Electron. Lett.*, vol.40, no. 14, July 2004.

**More than 100uA max. output current with 30uA total quiescent current !**






[Torralba'00] A. Torralba, R.G.Carvajal, J. Martínez-Heredia, J.Ramírez-Angulo, ‘Class-AB output stage for low voltage CMOS op-amps with accurate quiescent current control,’ *Electron. Lett.*, vol.36, no. 21, pp. 1753-1754, Oct. 2000.

# 4.FVF Applications



## CLASS-AB OUTPUT STAGE in a 2-STAGE OP-AMP




Non-inverting Gain= 5 with 2 internal resistors

DC Gain	dB	65
Phase Margin	deg ( $^{\circ}$ )	75 $^{\circ}$
Unity Gain frequency	MHz	15
Quiescent output current	( $\mu$ A)	76
Minimum current through output transistors	( $\mu$ A)	38
Supply current	( $\mu$ A)	218
PSRR	dB	38
CMRR	dB	45
THD (1kHz)	dB	65
Input referred noise (100kHz)	nV $^2$ /Hz	21
Slew Rate * (@ 0.3 V peak)	V/ $\mu$ s	10
Peak output current * (@ 0.3 V peak)	$\mu$ A	500

$$V_{DD}=1.5 \text{ V}, C_L=10\text{pF}, 0.8 \text{ } \mu\text{m CMOS} (\text{Vt} \sim 0.85 \text{ V})$$




Op-amp comp.  $C_C=10\text{pF}$ ,  $R_C=500\Omega$



S Symmetrical Class-AB Pseudo Differential Pair (FVF-PDP)  
Differential Pair (FVF-PDP)      Differential Pair (FVF-SDP)




## Symmetrical Class-AB Pesudo-Differential Pair (FVF-PDP)



- [Ramírez-Angulo'00] J.Ramírez-Angulo, R.G.Carvajal, J.M.Martínez-Heredia, "1.4V supply, wide swing, high frequency CMOS analogue multiplier with high current efficiency," *Proc. ISCAS*, vol. 5, pp. 533-536, 2000
- [Ramírez-Angulo'03] J.Ramírez-Angulo, S.Thoutam, A.López-Martín, R.G.Carvajal, "Low voltage CMOS analogue four quadrant multiplier based on Flipped-Voltage-Followers," *Electron. Lett.*, vol.39, no. 25, Dec. 2003.




## NON-LINEAR CLASS\_AB TRANSCONDUCTORS




- [Carvajal'02] R.G.Carvajal, J.Galán, J.Ramírez-Angulo, A. Torralba, "Low-power, low voltage differential class-AB OTAs for SC circuits," *Electron. Lett.*, vol.38, no. 22, pp. 1304-1305, Oct. 2002.
- [Galan'02] J.Galán, A.P. VegaLeal, F. Muñoz, R.G.Carvajal, A.Torralba, J.Tombs, J. Ramírez-Angulo, "A 1.1V very low-power SD modulator for 14-b 16 KHz A/D conversion using a novel class AB transconductance amplifier," *Proc. ISCAS*, vol. 2, pp. 616-619, 2002.





### 1.1 V, SC Integrator. 1pF capacitor load, 2MHz switching frequency





**10 V/usec SR with only 11 uA total quiescent current !  
(0.35 μm CMOS)**




gm-C  
Filter







### gm-C Filter

Power supply	2 V
Technology	0.8 $\mu$ m CMOS
Chip area	1.44 mm <sup>2</sup>
Frequency tuning range	300 kHz- 32 MHz
Q range (@10.7MHz)	4- 501
V <sub>o,CM</sub> variation in the entire tuning range	14 mV
Power consumption range	1.18- 1.8 mW
THD (@10.7MHz)	- 40dB@200 mV <sub>pp</sub>
SNR	45 dB
IM3 (@10.7MHz)	46 dB
IIP3	8 dBm
PSRR (@ 10.7 MHz)	39 dB
CMRR (@ 10.7 MHz)	42 dB





gm-C VCO





- [Galan'03] J.Galán, R.G.Carvajal, F. Muñoz, A.Torralba, J. Ramírez-Angulo, “A low-power low-voltage OTA-C sinusoidal oscillator with more than two decades of linear tuning range,” *Proc. ISCAS*, vol. 1, pp. 677-680, 2003.
- [Galán'04] J. Galan, R. G. Carvajal, A. Torralba, F. Muñoz, and J. Ramirez-Angulo, A low-power, low-voltage OTA-C simusoidal oscillator with a large tuning range. *IEEE Trans. On CAS-II. (to appear)*




## Symmetrical Class-AB Pseudo-Differential Pair (FVF-PDP)

gm-C VCO




Power supply	2 V
Chip area	0.63 mm <sup>2</sup>
Technology	0.8 μm
$V_{tuning}$ control	25 mV- 500 mV
Frequency tuning range	1 MHz- 25 MHz
Power consumption range	1.05- 1.58 mW
THD (2 / 25 MHz) @200 mV <sub>pp</sub>	1.12% / 0.66%
Phase Noise at 10kHz offset	- 67 dBc/Hz






## Symmetrical Class-AB Differential Pair (FVF-SDP)



0.5  $\mu$ CMOS,  $V_{DD} = 2$  V,  $C_L = 80\text{pF}$   
2 MHz square input signal




Quiescent power consumption = 120  $\mu$ W  
SR = 78 V/us, 1% settling time = 110 ns  
THD (@100 kHz) = 0.15 %

[Baswa'04] S. Baswa, A. López-Martín, R.G.Carvajal, J.Ramírez-Angulo, "Low voltage micro-power super class-AB CMOS OTA," *Electron. Lett.*, vol.40, no. 4, Feb. 2004.


# 4. Other Applications




## Translinear loops, Geometric Mean, Square-Root Domain Filters, etc.




(a)




(b)



(a)



(b)




(c)

- A.J. López-Martín and A. Carlosena, “Current-mode multiplier/divider circuits based on the MOS translinear principle”, *Analog Integrated Circuits and Signal Processing*, vol. 28, no. 3, pp. 265-278, 2001.
- A.J. López-Martín and A. Carlosena, “Systematic design of companding systems by component substitution”, *Analog Integrated Circuits and Signal Processing*, vol. 28, no. 1, pp. 91-106, 2001.
- A.J. López-Martín and A. Carlosena, “A 3.3V CMOS RMS-DC converter based on the MOS Translinear principle”, *VLSI Design*, 2002



1. A new cell, called *Flipped Voltage Follower (FVF)* has been identified.
2. For low-voltage, low power, class AB operation.
3. Different applications have been reviewed (current mirror, voltage buffer, mixer, OTA, transconductance multiplier and op-amp output stage, filters, VCO, SD modulators...).
4. **Simulation and experimental** results have been presented that show the potential of the so-called FVF structure.




# The End



**Thank you**



## CLASS-AB OUTPUT BUFFER



[Carrillo'04] J.M.Carrilo R.G.Carvajal, A. Torralba, J.Duque-Carrillo, "Rail-to-rail, low-power high slew-rate CMOS analog buffer," *Electron. Lett.*, vol.40, no. 14, July 2004.




Fig. 3 DC transfer characteristic of analogue buffer in Fig. 2  
— output voltage   — offset voltage




Fig. 4 Large-signal transient response of buffer in Fig. 2 for 2.4 Vpp 1 MHz square input signal with 10 pF load  
a Input and output voltages   b Currents through output transistors