




- **Logic blocks**
 - To implement combinational and sequential logic
- **Interconnect**
 - Wires to connect inputs and outputs to logic blocks
- **I/O blocks**
 - Special logic blocks at periphery of device for external connections



FPGA Resources



CLB Design



Why Latches and Not Registers?

MUX used during computation; accessing the RAM