

# Design and Implement of BPSK Modulator and Demodulator Based on Modern DSP Technology

Wenmiao Song ,Jingying Zhang, Qionqiong Yao  
Dept. of Electronic & Communication Engineering  
North China Electric Power University  
Baoding, China  
jingying1957@163.com

**Abstract**—This paper presents a method to design BPSK modulator and demodulator. The method makes use of modern DSP technology which uses the tool of DSP Builder of American Altera Co. The direct digital synthesis (DDS) principle is briefly presented and used to design orthogonal cosine signal module. In demodulator, we use the low pass FIR filtering IP core to filter high frequency component. The BPSK modem is ultimately implemented on the FPGA device. This design uses MATLAB/Simulink, DSP Builder 7.2, ModelSim 6.1g and Quartus II 7.2 to simulate and realize directly BPSK modulator and demodulator based on FPGA, using DSP Builder to substitute the VHDL programming, has the organic integration in modeling and hardware implementation on the same work bench. The method can greatly improve the developing efficiency, shorten developing period and reduce costs. The practice has proved the accuracy and validity of the method.

**Keywords**—BPSK; DDS; IP core; FIR; DSP Builde

## I. INTRODUCTION

DDS is a new technology of Frequency Synthesis. It develops the third generation of Frequency Synthesis Technology after Direct Frequency Synthesis and Indirect Frequency Synthesis, and breaks through the theory of the former two methods of Frequency Synthesis. Reference [1] pointed that the technique of DDS is gaining popularity as a method of generating sinusoidal signals and modulated signals in digital systems.

Modern DSP technology is that the EDA design technology is used to develop DSP on FPGA chip. DSP Builder is a DSP-oriented system level design tool developed by American Altera Co. It appears as a toolbox in Simulink of MATLAB. What the designer needs is to fulfill the harmonic checking algorithms and processing procedure in simulation of MATLAB by DSP Builder. Reference [2] has verified that if the file passes the examination and can be compiled, then it can be downloaded to FPGA. As a result, the FPGA performs the corresponding functions according to the

downloaded orders. The complicated software programming process is omitted. So the developing speed is quickly, and developing speed is fasten, and developing period and costs are lowered.

## II. THE PRINCIPLE OF DDS

In the simplest case a Direct Digital Synthesis is constructed by a ROM with many samples of a sine wave stored in it (sine look-up table, LUT) and it was introduced in [3]. Fig.1 shows the block diagram of a DDS system. The DDS produces sinusoidal signals at a given frequency by digital integration of a higher clock frequency. The Phase Accumulator stage accepts the so called Frequency Setting Word (FSW) which determines the phase step. Once set, this digital word determines the sine wave frequency to be produced. The phase accumulator then continuously produces in the output proper binary words indicating the instantaneous phase to the table look-up function. In other words the phase accumulator is used to "calculate" the successive addresses of the sine look-up table which generates a digital sine-wave output. In this way the samples are swept in a controlled manner i.e. with a step depending on the Frequency Setting Word. The DDS translates the resulting phase to a sinusoidal waveform via the look-up table, and converts the digital representation of the sine-wave to analog form using a Digital-to-Analog Converter followed by a low pass filter (LPF).




Figure 1. Block diagram of a DDS system

The paper is supported by the foundation of PHD OF NCEPU.NO:200812004.



control words are set as 0, 67108864 and 124, respectively.




Figure 4. The outputs of DDS

The results of BPSK modem can be seen in Fig.5.




Figure 5. The results of BPSK modem

The RTL simulation result is shown in Fig.6 and Fig.7 shows simulation waveforms under Quartus II 7.2.




Figure 6. The output wave in ModelSim

In Fig.5, the first is binary pulse signal, the second is modulated data, the third is modulator and demodulator carrier, the fourth is output from Product1, the fifth is signal from FIR IP core, the last is output after Comparator. Fig.5 shows that the demodulator result is in agreement with input pulse signal, and we obtain the same result from ModelSim simulator by Fig.6. So the architecture of BPSK modem can implement the function that we want. The method has the organic integration in modeling and hardware implementation on the same work bench




Figure 7. Simulation waveforms under Quartus II

#### REFERENCES

- [1] M. L. Welborn, "Direct Waveform Synthesis for Software Radios," *IEEE Wireless Communications and Networking Conference WCNC.1999*, vol.1, pp.211-215, September 1999.
- [2] Wang song, Liu Mingguang, Li Na, Xu Hualong. "A New Method in Harmonics Testing," *Chinese Control and Decision Conference 2008*, pp.3461-3464, July 2008.
- [3] C. S. Koukourlis, J. E. Plevridis, J. N. Sahalos, "A New Digital Implementation of the RDS in the FM Stereo," *IEEE Trans. Broadcast.* vol.42, pp.323-327, December 1996.
- [4] J. A. Kalomiros, J. Lygouras, "A host co-processor FPGA-based Architecture for Fast Image Processing," *IEEE Workshop Intelligent Data Acquis. Adv. Comput. Syst.:Technol. Appl. IDAACS*, pp.373-378, September 2007[*Digests 4<sup>th</sup> IEEE Workshop on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications,IDAACS*]