



True-Hspice™ Device Models Reference Manual

**Release 2001.4, revision A
December 2001**

True-Hspice Device Models Reference Manual, Release 2001.4, revision A, November 2001
Previous Version True-Hspice Device Models Reference Manual, Release 2001.4, November 2001
Copyright © 2001 Avant! Corporation and Avant! subsidiary. All rights reserved.
Unpublished--rights reserved under the copyright laws of the United States.

Avant! software V2001.4 Copyright © 1985 - 2001 Avant! Corp. All rights reserved.

Use of copyright notices is precautionary and does not imply publication or disclosure.

Disclaimer

AVANT! RESERVES THE RIGHT TO MAKE CHANGES TO ANY PRODUCTS HEREIN WITHOUT FURTHER NOTICE. AVANT! MAKES NO WARRANTY, REPRESENTATION, OR GUARANTEE REGARDING THE FITNESS OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE AND SPECIFICALLY DISCLAIMS ANY WARRANTY OF MERCHANTABILITY AND ANY WARRANTY OF NON-INFRINGEMENT. AVANT! DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT, AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY, INCLUDING WITHOUT LIMITATION, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES. AVANT!'S LIABILITY ARISING OUT OF THE MANUFACTURE, SALE OR SUPPLYING OF THE PRODUCTS OR THEIR USE OR DISPOSITION, WHETHER BASED UPON WARRANTY, CONTRACT, TORT OR OTHERWISE, SHALL NOT EXCEED THE ACTUAL LICENSE FEE PAID BY CUSTOMER.

Proprietary Rights Notice

This document contains information of a proprietary nature. No part of this manual may be copied or distributed without the prior written consent of Avant! corporation. This document and the software described herein is only provided under a written license agreement or a type of written non-disclosure agreement with Avant! corporation or its subsidiaries. ALL INFORMATION CONTAINED HEREIN SHALL BE KEPT IN CONFIDENCE AND USED STRICTLY IN ACCORDANCE WITH THE TERMS OF THE WRITTEN NON-DISCLOSURE AGREEMENT OR WRITTEN LICENSE AGREEMENT WITH AVANT! CORPORATION OR ITS SUBSIDIARIES.

Trademark/Service-Mark Notice

ApolloII, ApolloII-GA, Aurora, ASIC Synthesizer, AvanTestchip, AvanWaves, ChipPlanner, Columbia, Columbia-CE, Cyclelink, Davinci, DFM Workbench, Driveline, Dynamic Model Switcher, Electrically Aware, Enterprise, EnterpriseACE, Evaccess, Hercules, Hercules-Explorer, HotPlace, HSPICE, HSPICE-LINK, LTL, Libra-Passport, Lynx, Lynx-LB, Lynx-VHDL, Mars, Mars-Rail, Mars-Xtalk, MASTER Toolbox, Medici, Michelangelo, Milkyway, Optimum Silicon, Passport, Pathfinder, Planet, Planet-PL, Planet-RTL, Polaris, Polaris-CBS, Polaris-MT, Progen, Prospector, Raphael, Raphael-NES, Saturn, Sirius, Silicon Blueprint, Smart Extraction, Solar, Solar II, Star, Star-Sim, Star-Hspice, Star-HspiceLink, Star-DC, Star-RC, Star-Power, Star-Sim, Star-Time, Star-MTB, Star-XP, Taurus, Taurus-Device, Taurus-Layout, Taurus-Lithography, Taurus-OPC, Taurus-Process, Taurus-Topography, Taurus-Visual, Taurus-Workbench, TimeSlice, True-Hspice, and TSUPREM-4 are trademarks of Avant! Corporation. Avant!, Avant! logo, AvanLabs, and avanticorp are trademarks and service-marks of Avant! Corporation. All other trademarks and service-marks are the property of their respective owners.

Contacting Avant! Corporation

Telephone:.....(510) 413-8000
Facsimile:.....(510) 413-8080
Toll-Free Telephone:(800) 369-0080
URL:<http://www.avanticorp.com>

Avant! Corporation
46871 Bayside Parkway
Fremont, CA 94538



Using This Manual

This manual describes all of the simulation devices models that Avant! Corporation provides for use with its in-circuit simulation products, including Star-Hspice, Star-Hspice XT, Star-Sim, and Star-Sim XT.

For information about which simulation device models each product supports, see the User Manual for the specific in-circuit simulator you are using. For example, to determine which of the simulation device models described in this manual are supported in the Avant! Star-Hspice in-circuit simulator, see the *Star-Hspice Manual*.

Audience

This manual is intended for design engineers who use Avant! in-circuit simulators to develop, test, analyze, and modify circuit designs.

Related Documents

The following documents pertain to this guide:

- Star-Hspice, Star-Time, and AvanWaves Installation Guide
- Star-Hspice and Star-Hspice XT Manuals
- Star-Sim, Star-Sim XT, and Star-Time User Guides
- Star-Hspice, Star-Sim, and AvanWaves Release Notes

If you have questions or suggestions about this documentation, send them to:

`techpubs@avanticorp.com`

Conventions

Avant! documents use the following conventions, unless otherwise specified:

Table 6.1: Typographical Conventions

Convention	Description
<i>menuName > commandName</i>	Indicates the name of the menu and the command name. For example: <i>Cell > Open</i> refers to the <i>Open</i> command in the Cell menu.
<i>Tool: menuName > commandName</i>	Indicates that a command is accessible only through an application tool. Tool is the tool through which you access the command, <i>menuName</i> is the name of the menu, and <i>commandName</i> is the name of the command. For example: <i>Data Prep: Pin Solution > Via</i> refers to the <i>Via</i> command on the Pin Solution menu, which you access by selecting <i>Data Prep</i> from the Tools menu in Apollo.
courier	In text, this font indicates a function or keyword that you must type exactly as shown. In examples, this font indicates system prompts, text from files, and messages printed by the system.
<i>courier italic</i>	Arguments appear in this font when the value of an argument is a string. The string must be enclosed with quotation marks.

Table 6.1: Typographical Conventions (Continued)

Convention	Description
<i>times italic</i>	Indicates commands, functions, arguments, file names, and variables within a line of text. When a variable is included in italicized text, the variable is enclosed by angle brackets (<>). For example, “the name of the technology file is <libraryName>.tf, where <libraryName> is the name of the library.”
[]	Denotes optional arguments, such as: <i>pin1 [pin2, ...pinN]</i> In this example, you must enter at least one pin name, the other arguments are optional.
(<i>{instanceName orientation}</i> ...)	Indicates that you can repeat the construction enclosed in braces.
.	Indicates that text was omitted.
'(item1 item2)	An apostrophe followed by parentheses indicate that the text within the parentheses enclose a list. When the list contains multiple items, the items are separated by spaces. Type this information exactly as it appears in the syntax.

Table 6.1: Typographical Conventions (Continued)

Convention	Description
	Separates items in a list of choices. For example, on off.
\	Indicates the continuation of a command line.

Obtaining Customer Support

If you have a maintenance contract with Avant!, you can obtain customer support by:

- Contacting your local Application Engineer (AE)
- Calling the Avant! Corporate office from 8:00 AM through 5:00 PM Pacific Standard Time (PST) at:

1-800-346-5953

Ask the receptionist for customer support.

- Emailing a description of the problem to the Hspice Support Center at:

`hspice_nw@avanticorp.com`

Other Sources of Information

The Avant! external web site provides information for various products. You can access our web site at:

`http://www.avanticorp.com`

From our web site, you can register to become a member of the Avant! Users Research Organization for Real Applications (AURORA) user's group. By participating, you can share and exchange information pertaining to Integrated Circuit Design Automation (ICDA).



Table of Contents

Audience	iii
Related Documents	iii
Conventions	iv
Obtaining Customer Support	vi
Other Sources of Information	vi
Chapter 1 - Overview of Models	1-1
Using Models to Define Netlist Elements	1-2
Supported Models for Different Simulator Types	1-2
Selecting Models	1-3
Example	1-3
Enhancements to This Manual	1-4
Chapter 2 - Using Passive Device Models.....	2-1
Resistor Device Model and Equations	2-2
Wire RC Model	2-2
Resistor Model Equations	2-5
Capacitor Device Model and Equations	2-10
Capacitance Model	2-10
Capacitor Device Equations	2-11
Inductor Device Model and Equations	2-14
Inductor Core Models	2-15
Magnetic Core Element Outputs	2-18

Inductor Device Equations	2-19
Jiles-Atherton Ferromagnetic Core Model	2-21
Chapter 3 - Using Diodes	3-1
Understanding the Diode Types	3-2
Using Diode Model Statements	3-3
Setting Control Options	3-3
Specifying Junction Diode Models	3-5
Using the Junction Model Statement	3-6
Using Junction Model Parameters	3-7
Geometric Scaling for Diode Models	3-13
Defining Diode Models	3-15
Determining Temperature Effects on Junction Diodes	3-18
Using Junction Diode Equations	3-21
Using Junction DC Equations	3-22
Using Diode Capacitance Equations	3-24
Using Noise Equations	3-27
Temperature Compensation Equations	3-27
Using the Junction Cap Model	3-32
Setting Juncap Model Parameters	3-34
Theory	3-37
JUNCAP Model Equations	3-38
Using the Fowler-Nordheim Diode	3-46
Converting National Semiconductor Models	3-48
Chapter 4 - Using BJT Models	4-1
Using BJT Models	4-2
Selecting Models	4-2
BJT Model Statement	4-4
Using BJT Basic Model Parameters	4-5

Handling BJT Model Temperature Effects	4-15
BJT Device Equivalent Circuits	4-21
Scaling	4-21
Understanding the BJT Current Convention	4-21
Using BJT Equivalent Circuits	4-22
BJT Model Equations (NPN and PNP)	4-29
Understanding Transistor Geometry in Substrate Diodes	4-29
Using DC Model Equations	4-31
Using Substrate Current Equations	4-32
Using Base Charge Equations	4-33
Using Variable Base Resistance Equations	4-34
Using BJT Capacitance Equations	4-35
Using Base-Emitter Capacitance Equations	4-35
Determining Base Collector Capacitance	4-37
Using Substrate Capacitance	4-39
Defining BJT Noise Equations	4-41
BJT Temperature Compensation Equations	4-43
Using Energy Gap Temperature Equations	4-43
Saturation and Beta Temperature Equations, TLEV=0 or 2	4-43
Using Saturation and Temperature Equations, TLEV=1	4-45
Using Saturation Temperature Equations, TLEV=3	4-46
Using Capacitance Temperature Equations	4-48
Parasitic Resistor Temperature Equations	4-50
Using BJT Level=2 Temperature Equations	4-51
BJT Quasi-Saturation Model	4-52
Using Epitaxial Current Source Iepi	4-54
Epitaxial Charge Storage Elements Ci and Cx	4-54
Converting National Semiconductor Models	4-57

VBIC Bipolar Transistor Model	4-59
Understanding the History of VBIC	4-59
VBIC Parameters	4-60
Noise Analysis	4-61
Level 6 Philips Bipolar Model (MEXTRAM Level 503)	4-69
Level 6 Element Syntax	4-69
Level 6 Model Parameters	4-70
Level 6 Philips Bipolar Model (MEXTRAM Level 504)	4-76
Notes for HSPICE Users	4-77
Level 6 Model Parameters (504)	4-78
Level 8 HiCUM Model	4-91
What is the HiCUM Model?	4-91
HiCUM Model Advantages	4-91
Avant! HiCUM Model vs. Public HiCUM Model	4-93
Model Implementation	4-93
Internal Transistors	4-94
Level 9 VBIC99 Model	4-107
Element Syntax of BJT Level 9	4-107
Effects of VBIC99	4-109
Model Implementation	4-109
Example	4-116
VBIC99 Notes for HSPICE Users	4-120
Level 10 Phillips MODELLA Bipolar Model	4-121
Model Parameters	4-121
Equivalent Circuits	4-126
DC Operating Point Output	4-128
Model Equations	4-129
Temperature Dependence of the Parameters	4-139

Level 11 UCSD HBT Model	4-143
Using the UCSD HBT Model	4-143
Description of Parameters	4-144
Model Equations	4-149
Equivalent Circuit	4-160
Example Avant! True-Hspice Model Statement	4-162
Chapter 5 - Using JFET and MESFET Models	5-1
Understanding JFETs	5-2
Specifying a Model	5-3
Understanding the Capacitor Model	5-5
Model Applications	5-5
Control Options	5-6
JFET and MESFET Equivalent Circuits	5-7
Scaling	5-7
Understanding JFET Current Convention	5-7
JFET Equivalent Circuits	5-8
JFET and MESFET Model Statements	5-13
JFET and MESFET Model Parameters	5-13
Gate Diode DC Parameters	5-15
JFET and MESFET Capacitances	5-25
Capacitance Comparison (CAPOP=1 and CAPOP=2)	5-29
JFET and MESFET DC Equations	5-31
JFET and MESFET Noise Models	5-35
Noise Parameters	5-35
Noise Equations	5-35
Noise Summary Printout Definitions	5-36
JFET and MESFET Temperature Equations	5-37
Temperature Compensation Equations	5-40

TriQuint Model (TOM) Extensions to Level=3	5-44
TOM Model Parameters	5-46
Level 7 TOM3 (TriQuint's Own Model III)	5-47
Using the TOM3 Model	5-47
Model Description	5-48
Parameters	5-51
Level 8 Materka Model	5-54
Using the Materka Model	5-54
Description of Parameters	5-55
Example	5-59

Chapter 6 - Using Transmission Lines..... 6-1

Equations and Parameters	6-3
Frequency-Dependent Matrices	6-5
Determining Matrix Properties	6-6
Wave Propagation	6-8
Propagating a Voltage Step	6-10
Handling Line-to-Line Junctions	6-12
Using the W Element	6-15
Using Time-Step Control	6-16
Input Syntax for the W Element	6-17
Input Model 1: W Element, RLGC Model	6-20
Input Model 2: U Element, RLGC Model	6-28
Input Model 3: Built-in Field-Solver Model	6-32
Input Model 4: Frequency-Dependent Tabular Model	6-32
Extracting Transmission Line Parameters (Field Solver)	6-37
Filament Method	6-37
Modeling Geometries	6-38
Solver Limitation	6-39
Field-Solver Statement Syntax	6-39

Field Solver Examples	6-50
Frequency Table Model	6-60
Syntax	6-60
Frequency Table Model Examples	6-64
Chapter 7 - Using IBIS Models.....	7-1
IBIS Conventions	7-3
<i>General Form:</i>	7-3
Terminology	7-5
Limitations and Restrictions	7-5
Buffers	7-6
Input Buffer	7-6
Output Buffer	7-8
Tristate Buffer	7-12
Input/Output Buffer	7-16
Open Drain, Open Sink, Open Source Buffers	7-20
I/O Open Drain, I/O Open Sink, I/O Open Source Buffers	7-20
Input ECL Buffer	7-21
Output ECL Buffer	7-22
Tristate ECL Buffer	7-23
Input-Output ECL Buffer	7-25
Specifying Common Keywords	7-27
Required Keywords	7-27
Optional Keywords	7-27
Differential Pins	7-37
Scaling Buffer Strength	7-39
Buffers in subcircuits	7-40
Example	7-42
Using the IBIS Buffer Component	7-44
Understanding the .ibis Command	7-44

Required Keywords	7-45
Optional Keywords	7-46
How .ibis Creates Buffers	7-46
Using the Buffer Component	7-48
Simulating the Component with pkg and ebd	7-50
Additional Notes	7-51
Keywords	7-51
Voltage Thresholds	7-51
.OPTION D_IBIS	7-52
Sub-model	7-52
Driver Schedule	7-52
Warning and Error Messages	7-54
References	7-56

Chapter 8 - Introducing MOSFETs..... 8-1

Understanding MOSFET Models	8-3
Selecting Models	8-4
Selecting MOSFET Model LEVELs	8-4
Selecting MOSFET Capacitors	8-7
Selecting MOS Diodes	8-9
Searching Models as Function of W, L	8-9
Setting MOSFET Control Options	8-11
General MOSFET Model Statement	8-14
Nonplanar and Planar Technologies	8-15
Using Field Effect Transistors	8-16
MOSFET Equivalent Circuits	8-21
MOSFET Diode Models	8-27
Selecting MOSFET Diode Models	8-27
Enhancing Convergence	8-27

Using MOSFET Diode Model Parameters	8-28
Using an ACM=0 MOS Diode	8-33
Using an ACM=1 MOS Diode	8-36
Using an ACM=2 MOS Diode	8-39
Using an ACM=3 MOS Diode	8-43
MOS Diode Equations	8-47
DC Current	8-47
Using MOS Diode Capacitance Equations	8-48
Common Threshold Voltage Equations	8-52
Common Threshold Voltage Parameters	8-52
Calculating PHI, GAMMA, and VTO	8-53
MOSFET Impact Ionization	8-55
Using Impact Ionization Model Parameters	8-55
Calculating the Impact Ionization Equations	8-55
Calculating Effective Output Conductance	8-56
Cascode Example	8-57
Cascode Circuit	8-58
MOS Gate Capacitance Models	8-59
Selecting Capacitor Models	8-59
Introducing Transcapacitance	8-61
Operating Point Capacitance Printout	8-64
Using the Element Template Printout	8-65
Calculating Gate Capacitance	8-66
MOS Gate Capacitance Model Parameters	8-72
Specifying XQC and XPART for CAPOP=4, 9, 11, 12 and 13	8-75
Using Overlap Capacitance Equations	8-76
CAPOP=0 — SPICE Meyer Gate Capacitances	8-77
CAPOP=1 — Modified Meyer Gate Capacitances	8-81
CAPOP=2—Parameterized Modified Meyer Capacitances	8-85
CAPOP=3 — Gate Capacitances (Simpson Integration)	8-90

CAPOP=4 — Charge Conservation Capacitance Model	8-91
CAPOP=5 — Gate Capacitance	8-98
CAPOP=6 — AMI Gate Capacitance Model	8-98
CAPOP=13 — BSIM1-based Charge-Conserving Gate Capacitance Model	8-101
CAPOP=39 — BSIM2 Charge-Conserving Gate Capacitance Model	8-101
Calculating Effective Length and Width for AC Gate Capacitance	8-101
Noise Models	8-102
Using Noise Parameters	8-102
Using Noise Equations	8-102
Noise Summary Printout Definitions	8-104
Temperature Parameters and Equations	8-105
Temperature Parameters	8-105
Using Temperature Equations	8-109
Chapter 9 - Selecting MOSFET Models: Level 1-40	9-1
LEVEL 1 IDS: Schichman-Hodges Model	9-2
LEVEL 1 Model Parameters	9-2
LEVEL 1 Model Equations	9-5
LEVEL 2 IDS: Grove-Frohmman Model	9-8
LEVEL 2 Model Parameters	9-8
LEVEL 2 Model Equations	9-13
LEVEL 3 IDS: Empirical Model	9-20
LEVEL 3 Model Parameters	9-20
LEVEL 3 Model Equations	9-24
Compatibility Notes	9-30
Temperature Compensation	9-31
LEVEL 4 IDS: MOS Model	9-34

LEVEL 5 IDS Model	9-35
LEVEL 5 Model Parameters	9-35
IDS Equations	9-38
Depletion Mode DC Model ZENH=0	9-44
IDS Equations, Depletion Model LEVEL 5	9-45
LEVEL 6 and LEVEL 7 IDS: MOSFET Model	9-53
LEVEL 6 and LEVEL 7 Model Parameters	9-53
UPDATE Parameter for LEVEL 6 and LEVEL 7	9-59
LEVEL 6 Model Equations, UPDATE=0,2	9-62
LEVEL 6 IDS Equations, UPDATE=1	9-72
ASPEC Compatibility	9-86
LEVEL 7 IDS Model	9-89
LEVEL 8 IDS Model	9-90
LEVEL 8 Model Parameters	9-90
LEVEL 8 Model Equations	9-95
LEVEL 13 BSIM Model	9-102
BSIM Model Features	9-102
LEVEL 13 Model Parameters	9-103
Sensitivity Factors of Model Parameters	9-111
.MODEL VERSION Changes to BSIM Models	9-112
LEVEL 13 Equations	9-113
Charge-Based Capacitance Model	9-117
Prevention of Negative Output Conductance	9-121
Calculations Using LEVEL 13 Equations	9-122
Compatibility Notes	9-123
LEVEL 27 SOSFET Model	9-136
LEVEL 27 Model Parameters	9-137
Non-Fully Depleted SOI Model	9-141
Obtaining Model Parameters	9-143
Fully Depleted SOI Model Considerations	9-145

LEVEL 28 Modified BSIM Model	9-146
LEVEL 28 Model Parameters	9-146
LEVEL 28 Model Equations	9-155
LEVEL 38 IDS: Cypress Depletion Model	9-161
LEVEL 38 Model Parameters	9-163
LEVEL 38 Model Equations	9-168
Example Model File	9-175
LEVEL 39 BSIM2 Model	9-177
LEVEL 39 Model Parameters	9-177
LEVEL 39 Model Equations	9-185
Geometry and Bias of Model Parameters	9-188
Compatibility Notes	9-190
Preventing Negative Output Conductance	9-192
Charge-based Gate Capacitance Model (CAPOP=39)	9-193
True-Hspice Model Enhancements	9-195
Modeling Example	9-198
Typical BSIM2 Model Listing	9-201
LEVEL 40 HP a-Si TFT Model	9-204
Model Parameters	9-204
Using the HP a-Si TFT Model	9-205
LEVEL 40 Model Equations	9-208
LEVEL 40 Model Topology	9-214
Comparing MOS Models	9-215
History and Motivation	9-215
Future for Model Developments	9-217
Model Equation Evaluation Criteria	9-217
Potential for Good Fit to Data	9-218
Ease of Fit to Data	9-219
Robustness and Convergence Properties	9-219
Behavior Follows Actual Devices In All Circuit Conditions	9-220

Ability to Simulate Process Variation	9-221
Gate Capacitance Modeling	9-222
Examples of Data Fitting	9-223
Chapter 10 - Selecting MOSFET Models: Level 47-63	10-1
Level 47 BSIM3 Version 2 MOS Model	10-2
Level 47 Model Parameters	10-2
Leff and Weff Equations for BSIM3 Version 2.0	10-10
Level 47 Model Equations	10-11
PMOS Model	10-18
Levels 49 and 53 BSIM3v3 MOS Models	10-19
Selecting Model Versions	10-20
Version 3.2 Features	10-22
Nonquasi-Static (NQS) Model	10-23
Enhancements	10-23
Using BSIM3v3	10-32
Level 49, 53 Model Parameters	10-33
Parameter Range Limits	10-50
Level 49, 53 Equations	10-54
.MODEL CARDS NMOS Model	10-55
PMOS Model	10-56
Level 50 Philips MOS9 Model	10-58
Level 50 Model Parameters	10-58
JUNCAP Model Parameters	10-64
Using the Philips MOS9 Model	10-65
Model Statement	10-66
Level 54 BSIM4.0 Model	10-68
Level 54 Model Parameters	10-69
Level 55 EPFL-EKV MOSFET Model	10-90
Single Equation Model	10-90

Effects Modeled	10-90
Coherence of Static and Dynamic Models	10-91
Bulk Reference and Symmetry	10-91
Equivalent Circuit	10-92
Device Input Variables	10-93
EKV Intrinsic Model Parameters	10-93
Static Intrinsic Model Equations	10-98
Quasi-static Model Equations	10-110
Non-Quasi-Static (NQS) Model Equations	10-113
Intrinsic Noise Model Equations	10-114
Operating Point Information	10-114
Estimation and Limits of Static Intrinsic Model Parameters	10-116
Model Updates Description	10-118
Level 57 UC Berkeley BSIM3-SOI Model	10-121
General Form	10-121
Level 57 Model Parameters	10-124
Level 57 Template Output	10-136
Level 57 Updates to BSIM3-SOI PD versions 2.2, 2.21, and 2.22	10-140
Level 58 University of Florida SOI Model	10-142
Level 58 FD/SOI MOSFET Model Parameters	10-143
Level 58 NFD/SOI MOSFET Model Parameters	10-149
Level 58 Template Output	10-154
Level 59 UC Berkeley BSIM3-SOI FD Model	10-158
Level 59 Model Parameters	10-160
Level 59 Template Output	10-169
Level 60 UC Berkeley BSIM3-SOI DD Model	10-173
Model Features	10-173
Syntax	10-174
Level 60 Model Parameters	10-176

Level 61 RPI a-Si TFT Model	10-188
Model Features	10-188
Using Level 61	10-188
Level 61 Model Parameters	10-189
Equivalent Circuit	10-191
Model Equations	10-191
Level 62 RPI Poli-Si TFT Model	10-194
Model Features	10-194
Using Level 62 with Avant! Simulators	10-194
Level 62 Model Parameters	10-195
Equivalent Circuit	10-198
Model Equations	10-198
Level 63 Phillips MOS11 Model	10-208
Using the Phillips MOS11 Model	10-208
Description of Parameters	10-209
Example	10-220
Appendix A - Ideal and Lumped Transmission Lines	A-1
Selecting Wire Models	A-2
Using Ground and Reference Planes	A-5
Selecting Ideal or Lossy Transmission Line Element	A-6
Selecting U Models	A-7
Using Transmission Lines - Example	A-8
Performing Interconnect Simulation	A-10
Using the Ideal Transmission Line	A-10
Lossy U Element Statement	A-11
Lossy U Model Statement	A-13
Planar Geometric Models Lossy U Model Parameters	A-14
Lossy U Model Parameters for Geometric Coax (PLEV=2, ELEV=1)	A-26

Lossy U Model Parameters Geometric Twinlead (PLEV=3, ELEV=1)	A-27
U Element Examples	A-38
U Model Applications	A-55
Solving Ringing Problems with U Elements	A-60
Transmission Line Theory	A-69
Lossless Transmission Line Model	A-69
Lossy Transmission Line Model	A-70
Impedance	A-71
Inductance	A-74
Crosstalk in Transmission Lines	A-77
Risetime, Bandwidth, and Clock Frequency	A-78
Definitions of Transmission Line Terms	A-79
Relationships and Rules of Thumb	A-81
Attenuation in Transmission Lines	A-87
The Lossy Transmission Line Model	A-90
References	A-94

Appendix B - Finding Device Libraries B-1

Selecting Models Automatically	B-2
Case 1	B-4
Case 2	B-4
Examining the Library Listings	B-5
Analog Device Models	B-5
Behavioral Device Models	B-8
Bipolar Transistor Models	B-9
Burr-Brown Devices	B-10
Comlinear Device Models	B-11
Diode Models	B-11
FET Models	B-14
Linear Technology Device Models	B-16

Intel PCI Speedway Models	B-16
Signetics Device Models	B-17
Texas Instruments Device Models	B-17
Transmission Line Models	B-18
Xilinx Device Models	B-18



Chapter 1

Overview of Models

A circuit *netlist* describes the basic functionality of an electronic circuit that you are designing. In HSPICE format, a netlist consists of a series of *elements*, which define the individual components of the overall circuit. You can use your Hspice-format netlist to perform an in-circuit simulation of your circuit design, before you turn that design into actual electronic circuitry. An in-circuit simulation verifies and debugs your design.

Your netlist can include several types of elements:

- Passive elements:
 - Resistors
 - Capacitors
 - Inductors
 - Mutual Inductors
- Active elements:
 - Diodes
 - Bipolar Junction Transistors (BJTs)
 - Junction Field Effect Transistors (JFETs)
 - Metal Semiconductor Field Effect Transistors (MESFETs)
 - Metal Oxide Semiconductor Field Effect Transistors (MOSFETs)
- Transmission lines:
 - W element
 - T element
 - U element

Because there are more variations of the MOSFET model than any other type, and MOSFETs are all very detailed models, MOSFETs have their own separate volume (Volume 2) in this manual. Volume 1 describes all other model types.

Using Models to Define Netlist Elements

Avant! Corporation provides a series of standard *models*, which define various versions of each of the supported element types in an Hspice-format netlist. The individual elements in your netlist can then refer to these standard models. Using these models helps you to more quickly and efficiently create your netlist and simulate your circuit design.

For example, Avant! provides 26 different versions, or *levels*, of MOSFET models. An individual MOSFET element in your netlist can refer to one of these MOSFET models. That is, you do not need to define all of the characteristics (called *parameters*) of that MOSFET, within your netlist. Referring to standard models in this way reduces the amount of time required to:

- Create the netlist.
- Simulate and debug your circuit design.
- Turn your circuit design into actual circuit hardware.

Within your netlist, each element that refers to a model, is known as an *instance* of that model. Because your netlist refers to pre-defined device models, you reduce both the time required to create and simulate a netlist, and the risk of errors, compared to fully defining each element within your netlist.

Supported Models for Different Simulator Types

This manual describes the individual models that Avant! provides. You can use these models with several Avant! in-circuit simulators, including:

- Star-Hspice
- Star-Hspice XT
- Star-Sim
- Star-Sim XT

Each of these Avant! in-circuit simulators supports a specific sub-set of the available models. This manual describes all of the Avant! models that you can use in Hspice-format netlists.

Note: See the User Manual for the specific Avant! in-circuit simulator that you are using, for a list of the models that the simulator supports.

Selecting Models

To specify a device in your netlist, use both an element and a model statement. The element statement uses the name of the simulation device model, to reference the model statement. The following example uses the reference name MOD1, to refer to a BJT model. This example uses an NPN model type to describe an NPN transistor.

Example

```
Q3 3 2 5 MOD1 <parameters>
.MODEL MOD1 NPN <parameters>
```

You can specify parameters in both element and model statements. If you specify the same parameter in both an element and a model, then the element parameter (local to the specific instance of the model) always overrides the model parameter (global default for all instances of the model, where the parameter is not defined locally). The model statement specifies the type of device—for example, for a BJT, the device type might be NPN or PNP.

Enhancements to This Manual

The *True-Hspice Device Models Reference Manual*, Release 2001.4, revision A, provides the following enhancements compared to the previous release of this manual (Release 2001.2):

- Descriptions of all supported MOSFET models in the Avant! True-Hspice models. The previous release of this manual described only the MOSFET models that the Avant! Star-Sim XT simulator supports.
- Addition of the following new Bipolar Junction Transistor (BJT) models (see [Chapter 4, “Using BJT Models”](#)):
 - [Level 9 VBIC99 Model](#)
 - [Level 10 Phillips MODELLA Bipolar Model](#)
 - [Level 11 UCSD HBT Model](#)
- Addition of the following new Junction Field Effect Transistor (JFET) models (see [Chapter 5, “Using JFET and MESFET Models”](#)):
 - [Level 7 TOM3 \(TriQuint’s Own Model III\)](#)
 - [Level 8 Materka Model](#)
- Addition of the following new Metal-Oxide Semiconductor Field Effect Transistor (JFET) model (see [Chapter 10, “Selecting MOSFET Models: Level 47-63”](#)):
 - [Level 63 Phillips MOS11 Model](#)
- Addition of a new section, [Using the IBIS Buffer Component](#), in [Chapter 7, “Using IBIS Models”](#).
- Improved online navigation to specific reference information about Avant! True-Hspice device models.



Chapter 2

Using Passive Device Models

This chapter describes model statements for passive devices. It includes statements for resistors, inductors, and capacitors.

Use the set of passive model statements, in conjunction with element definitions, to construct a wide range of board and integrated circuit-level designs. Passive device models let you include the following in any analysis:

- Transformers.
- PC board trace interconnects.
- Coaxial cables.
- Transmission lines.

The wire element model is specifically designed to model the RC delay and RC transmission line effects of interconnects, at both the IC level and the PC board level.

To aid in designing power supplies, a mutual-inductor model includes switching regulators and several other magnetic circuits, including a magnetic-core model and element. To specify precision modeling of passive elements, you can use the following types of model parameters:

- geometric
- temperature
- parasitic

This chapter describes:

- [Resistor Device Model and Equations](#)
- [Capacitor Device Model and Equations](#)
- [Inductor Device Model and Equations](#)

Resistor Device Model and Equations

Wire RC Model

The wire element RC model is a CRC (pi) model. Use the CRATIO wire model parameter to allocate the parasitic capacitance of the wire element, between the input capacitor and the output capacitor of the model. This allows for symmetric node impedance for bidirectional circuits, such as buses.

Syntax

```
.MODEL mname R keyword=value <CRATIO=val>
```

mname Model name. Elements use this name to reference the model.

R Specifies a wire model.

keyword Any model parameter name.

CRATIO Ratio to allocate the total wire element parasitic capacitance, between the capacitor connected to the input node, and the capacitor connected to the output node, of the wire element pi model.

You can assign any value between 0 and 1, to CRATIO:

0 — Assigns all of the parasitic capacitance (CAPeff) to the output node.

0.5 — Assigns half of the parasitic capacitance to the input node, and half to the output node.


1 — Assigns all of the parasitic capacitance to the input node.

The default is 0.5.

CRATIO

- CRATIO values smaller than 0.5 assign more of the capacitance to the output node than to the input node.
- Values greater than 0.5 assign more of the capacitance to the input node than to the output node.

If you specify a CRATIO value outside the range of 0 to 1.0, simulation displays a warning, sets CRATIO to 0.5, and continues the analysis.



A wire-model resistor behaves like an elementary transmission line (see [Chapter 6, “Using Transmission Lines”](#)), if the model statement specifies an optional capacitor from the n2 node to a bulk or ground node. The bulk node functions as a ground plane for the wire capacitance.

A wire has a *drawn length* and a *drawn width*. The resistance of the wire is the effective length, multiplied by RSH, then divided by the effective width.

To avoid syntactic conflicts, if a resistor model uses the same name as a parameter for *rval* in the element statement, then simulation uses the model name. In the following example, R1 assumes that REXX refers to the model, and not to the parameter.

```
.PARAMETER REXX=1
R1 1 2 REXX
.MODEL REXX R RES=1
```

Wire Model Parameters

Name (Alias)	Units	Default	Description
<i>BULK</i>	gnd		Default reference node for capacitance.
CAP	F	0	Default capacitance.
CAPSW	F/m	0	Sidewall fringing capacitance.
<i>COX</i>	F/m ²	0	Bottomwall capacitance.
DI		0	Relative dielectric constant.
DLR	m	0	Difference between drawn length and actual length (for resistance calculation only). Capacitance calculation uses DW. DLReff=DLR · SCALM
DW	m	0	Difference between drawn width and actual width. DWeff=DW · SCALM
L	m	0	Default length of wire. Lscaled=L · SHRINK · SCALM
LEVEL			Model selector (not used)
RAC	ohm		Default AC resistance (RACeff default is Reff).
RES	ohm	0	Default resistance.
RSH		0	Sheet resistance/square.
SHRINK		1	Shrink factor.
TC1C	1/deg	0	First-order temperature coefficient for capacitance.

Name (Alias)	Units	Default	Description
TC2C	1/deg ²	0	Second-order temperature coefficient for capacitance.
TC1R	1/deg	0	First-order temperature coefficient for resistance.
TC2R	1/deg ²	0	Second-order temperature coefficient for resistance.
THICK	m	0	Dielectric thickness.
TREF	deg C	TNOM	Temperature reference, for model parameters.
W	m	0	Default width of wire. Wscaled=W · SHRINK · SCALM

Resistor Model Equations

Wire Resistance Calculation

You can specify the wire width and length, in both the element and model statements. The element values override the model values.

- To scale the *element* width and length, use the SCALE option and the SHRINK model parameter.
- To scale the *model* width and length, use the SCALM option and the SHRINK model parameter.

The effective width and length are calculated as follows:

$$W_{\text{eff}} = W_{\text{scaled}} - 2 \cdot DW_{\text{eff}}$$

$$L_{\text{eff}} = L_{\text{scaled}} - 2 \cdot DL_{\text{Reff}}$$

If you specify element resistance:

$$R_{\text{eff}} = \frac{R \cdot \text{SCALE}(\text{element})}{M}$$

Otherwise, if $(W_{eff} \cdot L_{eff} \cdot RSH)$ is greater than zero, then:

$$R_{eff} = \frac{L_{eff} \cdot RSH \cdot SCALE(element)}{M \cdot W_{eff}}$$

If $(W_{eff} \cdot L_{eff} \cdot RSH)$ is zero, then:

$$R_{eff} = \frac{RES \cdot SCALE(element)}{M}$$

If you specify AC resistance in the element, then:

$$RAC_{eff} = \frac{AC \cdot SCALE(element)}{M}$$

Otherwise, if the model specifies RAC, RAC is used:

$$RAC_{eff} = \frac{RAC \cdot SCALE(element)}{M}$$

If neither are specified, the equation defaults to:

$$RAC_{eff} = R_{eff}$$

If the resistance is less than the RESMIN option, it is reset it to the RESMIN value, and a warning message displays.

$$RESMIN = \frac{1}{GMAX \cdot 1000 \cdot M}$$

Wire Capacitance Calculation

The effective length is the scaled drawn length, less $(2 \cdot DL_{eff})$.

- L_{eff} represents the effective length of the resistor, from physical edge to physical edge.
- DW_{eff} is the distance from the drawn edge of the resistor, to the physical edge of the resistor.

The effective width is the same as the width used in the resistor calculation.

$$\begin{aligned}L_{eff} &= L_{scaled} - 2 \cdot D_{Leff} \\W_{eff} &= W_{scaled} - 2 \cdot D_{Weff}\end{aligned}$$

If you specify the element capacitance, C:

$$CAP_{eff} = C \cdot SCALE(element) \cdot M$$

Otherwise, the capacitance is calculated from the L_{eff} , W_{eff} , and COX .

$$CAP_{eff} = M \cdot SCALE(element) \cdot [L_{eff} \cdot W_{eff} \cdot COX + 2 \cdot (L_{eff} + W_{eff}) \cdot CAPSW]$$

Computing the bottom-wall capacitance, COX , is based on a hierarchy of defaults and specified values, involving:

- dielectric thickness (THICK)
- relative dielectric constant (DI)
- two absolute dielectric constants, ϵ_0 and ϵ_{ox}

as follows:

1. If you specify $COX=value$, the *value* is used.
2. If you do not specify COX , but you do specify a value other than zero for THICK (the dielectric thickness):
 - a) If you specify a non-zero value for $DI=value$, then:

$$COX = \frac{DI \cdot \epsilon_0}{THICK}$$

- b) If you do not specify a DI value, or if the value is zero, then:

$$COX = \frac{\epsilon_{ox}}{THICK}$$

where:

$$\epsilon_0 = 8.8542149e-12 \text{ F/meter}$$

$$\epsilon_{ox} = 3.453148e-11 \text{ F/meter}$$

3. If you do not specify COX, and THICK= 0, this is an error.

□ If you specify only the model capacitance (CAP), then:

$$\text{CAPeff} = \text{CAP} \cdot \text{SCALE}(\text{element}) \cdot M$$

□ If you specify the capacitance, but you do not specify the bulk node, then capacitance is not evaluated, and a warning message is issued.

Resistor Noise Equation

The following equation models the thermal noise of a resistor:

$$\text{inr} = \left(\text{NOISE} \cdot \frac{4kT}{R_{\text{val}}} \right)^{1/2}$$

where *NOISE* is a model parameter that defaults to 1. To eliminate the contribution of resistor noise, use the NOISE parameter. To specify the NOISE parameter, use a model for the resistor.

Noise Summary Print Out Definitions

<i>RX</i>	Transfer the function of thermal noise to the output. This is not noise, but is a transfer coefficient, reflecting the contribution of thermal noise to the output.
<i>TOT</i> , V ² /Hz	Total output noise: 'OT = $RX^2 \cdot \text{inr}^2$

Resistor Temperature Equations

Temperature values can modify the resistor and capacitor values, as follows:

$$R(t) = R \cdot (1.0 + TC1 \cdot \Delta t + TC2 \cdot \Delta t^2)$$

$$RAC(t) = RAC \cdot (1.0 + TC1 \cdot \Delta t + TC2 \cdot \Delta t^2)$$

$$C(t) = C \cdot (1.0 + TC1 \cdot \Delta t + TC2 \cdot \Delta t^2)$$

Δt	$t - tnom$
t	Element temperature in °K: $t = \text{circuit temp} + DTEMP + 273.15$
$tnom$	Nominal temperature in °K: $tnom = 273.15 + TNOM$

Capacitor Device Model and Equations

Capacitance Model

Syntax

```
.MODEL mname C parameter=value
```

<i>mname</i>	Model name.
<i>C</i>	Specifies a capacitance model.
<i>parameter</i>	Any model parameter name.

Capacitance Parameters

Name (Alias)	Units	Default	Description
CAP	F	0	Default capacitance value.
CAPSW	F/m	0	Sidewall fringing capacitance.
COX	F/m ²	0	Bottomwall capacitance.
DEL	m	0	Difference between drawn width and actual width or length. $DELeff = DEL \cdot SCALM$
DI		0	Relative dielectric constant.
L	m	0	Default length of capacitor. $Lscaled = L \cdot SHRINK \cdot SCALM$
<i>SHRINK</i>		1	Shrink factor.
TC1	1/deg	0	First temperature coefficient for capacitance.

Name (Alias)	Units	Default	Description
TC2	1/ deg ²	0	Second temperature coefficient for capacitance.
THICK	m	0	Insulator thickness.
TREF	deg C	TNOM	Reference temperature.
W	m	0	Default width of capacitor. Wscaled = W · SHRINK · SCALM

Parameter Limit Checking

If a capacitive element value exceeds 0.1 Farad, then the output listing file receives a warning message. This feature helps you to identify elements that are missing units or have incorrect values, particularly those in automatically-produced netlists.

Capacitor Device Equations

Effective Capacitance Calculation

You can associate a model with a capacitor. You can specify some of the parameters in both the element and the model descriptions. The element values override the model values.

- To scale the *element* width and length, use the SCALE option and the SHRINK model parameter.
- To scale the *model* width and length, use the SCALM option and the SHRINK model parameter.

The effective width and length are calculated as follows:

$$W_{\text{eff}} = W_{\text{scaled}} - 2 \cdot DE_{\text{Leff}}$$

$$L_{\text{eff}} = L_{\text{scaled}} - 2 \cdot DE_{\text{Leff}}$$

If you specify the element capacitance:

$$CAP_{eff} = C \cdot SCALE(element) \cdot M$$

Otherwise, the capacitance is calculated from the L_{eff} , W_{eff} , and COX .

$$CAP_{eff} = M \cdot SCALE(element) \cdot [L_{eff} \cdot W_{eff} \cdot COX + 2 \cdot (L_{eff} + W_{eff}) \cdot CAPSW]$$

If you do not specify COX , but $THICK$ is not zero, then:

$$COX = \frac{DI \cdot \epsilon_o}{THICK} \text{ if } DI \text{ not zero}$$

or

$$COX = \frac{\epsilon_{ox}}{THICK} \text{ if } DI=0$$

where:

$$\epsilon_o = 8.8542149e-12 \frac{F}{\text{meter}}$$

$$\epsilon_{ox} = 3.453148e-11 \frac{F}{\text{meter}}$$

If you specify only model capacitance (CAP), then:

$$CAP_{eff} = CAP \cdot SCALE(element) \cdot M$$

Capacitance Temperature Equation

The capacitance as a function of temperature is calculated as follows:

$$C(t) = C \cdot (1.0 + TC1 \cdot \Delta t + TC2 \cdot \Delta t^2)$$

Δt	$t - t_{nom}$
t	Element temperature, in degrees Kelvin.
	$t = \text{circuit temp} + DTEMP + 273.15$
t_{nom}	Nominal temperature, in degrees Kelvin
	$t_{nom} + 273.15 + TNOM$

Inductor Device Model and Equations

You can use several elements and models to analyze:

- switching regulators,
- transformers
- mutual inductive circuits

These elements include:

- magnetic winding elements
- mutual cores
- magnetic core models

You can use the saturable core model for:

- chokes
- saturable transformers
- linear transformers

To use the model, you must:

1. Provide a mutual core statement.
2. Specify the core parameters, using a `.MODEL` statement.
3. Specify the windings around each core element, using a magnetic winding element statement.

Inductor Core Models

Magnetic Core Syntax

```
.MODEL mname L (<pname1 = val1>...)
```

Jiles-Atherton Ferromagnetic Core Syntax

```
.MODEL mname CORE (LEVEL=1 <pname1 = val1>...)
```

<i>mname</i>	Model name. Elements use this name to refer to the model.
<i>L</i>	Identifies a saturable core model.
<i>CORE</i>	Identifies a Jiles-Atherton Ferromagnetic Core model.
<i>level=x</i>	Equation selection for Jiles-Atherton model.
<i>pname1=val1</i>	Value of the model parameter. Each core model can include several model parameters.

Example 1

```
.MODEL CHOKE L(BS=12K BR=10K HS=1 HCR=.2 HC=.3 AC=1. LC=3.)
```

To use this example, obtain the core model parameters from the manufacturer's data. [Figure 2-1 on page 2-17](#) illustrates the required *b-h* loop parameters for the model.

The model includes:

- core area
- length
- gap size
- core growth time constant

Example 2


```

*file: bhloop.sp b-h loop nonlinear magnetic core transformer
* plot in avanwaves i(l1 versus 22 to get b-h loop
.option acct method=gear post rmax=.05
.tran 1m 25m
.probe mu=lx0(k1) h=lx1(k1) b=lx2(k1) L1=lv1(l1) L2=lv1(l2)
+ i(l1)
k1 l1 l2 mag2
l1 1 0 nt=20
l2 2 0 nt=20
r11 1 11 1
v11 11 0 sin (0 5 60
r22 2 22 1
c22 22 0 1
.model mag2 1 bs=6k br=3k hs=1 hcr=.1 hc=.8 ac=1 lc=16
.end

```

Magnetic Core Model Parameters

Name (Alias)	Units	Default	Description
AC	cm · 2	1 . 0	Core area.
BS	Gauss	13000	Magnetic flux density at saturation.
BR	Gauss	12000	Residual magnetization.
HC	Oersted	0 . 8	Coercive magnetizing force.
HCR	Oersted	0 . 6	Critical magnetizing force.
HS	Oersted	1 . 5	Magnetizing force at saturation.
LC	cm	3 . 0	Core length.
LG	cm	0 . 0	Gap length.
TC	s	0 . 0	Core growth time constant.

Figure 2-1: Magnetic Saturable Core Model

Jiles-Atherton Core Model Parameters

Name (Alias)	Units	Default	Description
LEVEL		2	Model selector. For the Jiles-Atherton model, set LEVEL=1. LEVEL=2, the default, selects the Pheno model, which is the original model.
AREA , (AC)	cm ²	1	Mean of the magnetic core cross section. AC is an alias of AREA.
PATH , (LC)	cm	3	Mean of the magnetic core path length. LC is an alias of PATH.
MS	amp/ meter	1e6	Magnetization saturation.
A	amp/ meter	1e3	Characterizes the shape of the anhysteretic magnetization.
ALPHA		1e-3	Represents the coupling between the magnetic domains.
C		0.2	Domain flexing parameter.
K	amp/ meter	500	Domain of an isotropy parameter.

Magnetic Core Element Outputs

Output Variable	Description
LX1	magnetic field, h (oersted)
LX2	magnetic flux density, b (gauss)
LX3	slope of the magnetization curve, $\frac{dm}{dh}$

Output Variable	Description
LX4	bulk magnetization, m (amp/meter)
LX5	slope of the anhysteretic magnetization curve, $\frac{dm_{an}}{dh}$
LX6	anhysteretic magnetization, m_{an} (amp/meter)
LX7	effective magnetic field, h_e (amp/meter)

Inductor Device Equations

Parameter Limit Checking

If an inductive element value exceeds 0.1 Henry, then the output listing file receives a warning message. This feature helps you to identify elements that are missing units or have incorrect values, particularly those in automatically-produced netlists.

Inductor Temperature Equation

The following equation provides the effective inductance, as a function of temperature:

$$L(t) = L \cdot (1.0 + TC1 \cdot \Delta t + TC2 \cdot \Delta t^2)$$

Δt	$t - t_{nom}$
t	Element temperature, in degrees Kelvin.
	$t = \text{circuit temp} + DTEMP + 273.15$
t_{nom}	Nominal temperature, in degrees Kelvin.
	$t_{nom} = 273.15 + TNOM$

1. To create coupling between inductors, use a separate coupling element.
2. To specify mutual inductance between two inductors, use the coefficient of coupling, *kvalue*. The following equation defines *kvalue*:

$$K = \frac{M}{(L_1 \cdot L_2)^{1/2}}$$

L1 , L2	Inductances of the two coupled inductors.
M	Mutual inductance between the inductors.

The linear branch relation for transient analysis is:

$$v_1 = L_1 \cdot \frac{di_1}{dt} + M \cdot \frac{di_2}{dt}$$

$$v_2 = M \cdot \frac{di_1}{dt} + L_2 \cdot \frac{di_2}{dt}$$

The linear branch relation for AC analysis is:

$$V_1 = (j \cdot \omega \cdot L_1) \cdot I_1 + (j \cdot \omega \cdot M) \cdot I_2$$

$$V_2 = (j \cdot \omega \cdot M) \cdot I_1 + (j \cdot \omega \cdot L_2) \cdot I_2$$

Note: You must define an inductor reference, using a mutual inductor statement; otherwise an error message displays, and simulation terminates.

Jiles-Atherton Ferromagnetic Core Model

The Jiles-Atherton ferromagnetic core model is based on domain wall motion, including both bending and translation. A modified Langevin expression describes the hysteresis-free (anhysteretic) magnetization curve. This leads to:

$$m_{an} = MS \cdot \left(\coth\left(\frac{h_e}{A}\right) - \frac{A}{h_e} \right)$$

$$h_e = h + ALPHA \cdot m_{an}$$

where h_e is

m_{an} Magnetization level, if the domain walls could move freely.

h_e Effective magnetic field.

h Magnetic field.

MS Model parameter that represents the saturation magnetization.

A Model parameter that characterizes the shape of the anhysteretic magnetization.

$ALPHA$ Model parameter that represents the coupling between the magnetic domains.

The above equation generates anhysteretic curves, when the model parameter $ALPHA$ has a small value. Otherwise, it generates some elementary forms of hysteresis loops, which is not a desirable result. The following equation calculates the slope of the curve at zero (0):

$$\frac{dm_{an}}{dh} = \frac{1}{3 \cdot \frac{A}{MS} - ALPHA}$$

The slope must be positive; therefore, the denominator of the above equation must be positive. If the slope becomes negative, an error message displays.

The anhysteretic magnetization represents the global energy state of the material, if the domain walls could move freely. But the walls are displaced and bent, in the material. If you express the bulk magnetization m as the sum of an irreversible component (due to wall displacement), and a reversible component (due to domain wall bending), then:

$$\frac{dm}{dh} = \frac{(m_{an} - m)}{K} + C \cdot \left(\frac{dm_{an}}{dh} - \frac{dm}{dh} \right)$$

or

$$\frac{dm}{dh} = \frac{(m_{an} - m)}{(1 + C) \cdot K} + \frac{C}{1 + C} \cdot \frac{dm_{an}}{dh}$$

Solving the above differential equation obtains the bulk magnetization m . The flux density b is computed from m :

$$b = \mu_0 \cdot (h + m)$$

where μ_0 , the permeability of free space, is $4\pi \cdot 10^{-7}$, and the units of h and m are in amp/meter. Then the units of b are in Tesla (Wb/meter²).

Jiles-Atherton Model Examples

Effects of Varying the ALPHA, A, and K Parameters

This example demonstrates the effects of the ALPHA, A, and K model parameters on the b - h curve.

Figure 2-2 on page 2-24 shows the b - h curves for three values of ALPHA.

Figure 2-3 on page 2-24 shows the b - h curves for three values of A.

Figure 2-4 on page 2-25 shows the b - h curves for three values of K.

Input File

```

* Test the Jiles-Atherton model
.options post
* the following analysis studies the effect of parameter
  ALPHA.
*.param palpha=0.0 pk=0.0 pc=0.0 pa=26
*.tran 0.01 1 sweep palpha poi 3 0.0 5.0e-5 1.0e-4
* the following analysis studies the effects of parameter A.
*.param palpha=0.0 pk=0.0 pc=0.0 pa=26
*.tran 0.01 1 sweep pa poi 3 10 26 50
* the following analysis studies the effects of parameter K.
.param palpha=0.0 pk=5 pc=1.05 pa=26
.tran 0.01 1.25 $ sweep pk poi 2 5 50
r1 1 2 1
l1 2 0 nt=50
k1 l1 ct
igen 0 1 sin(0 0.1a 1hz 0 )
.model ct core LEVEL=1 ms=420k k=pk c=pc a=pa
+ alpha=palpha area=1.17 path=8.49
.probe b=lx2(k1) h=lx1(k1) i(r1) v(1)
.probe dmdh=lx3(k1) m=lx4(k1) man=lx6(k1)
.probe l=lv1(l1)
.alter
.param pk=50
.end

```

Plots of the b-h Curve

Figure 2-2: Variation of Anhysteretic b-h Curve: the Slope Increases as ALPHA Increases




Figure 2-3: Variation of Anhysteretic b-h Curve: the Slope Decreases as A Increases





Figure 2-4: Variation of Hysteretic b - h Curve: as K Increases, the Loop Widens and Rotates Clockwise



Discontinuities in Inductance Due to Hysteresis

This example creates multi-loop hysteresis b - h curves for a magnetic core. Discontinuities in the inductance, which are proportional to the slope of the b - h curve, can cause convergence problems. [Figure 2-5](#) demonstrates the effects of hysteresis on the inductance of the core.

Input File

```
*file tj2b.sp Multiloop hysteresis test using Jiles-Atherton
model.
.options post
.tran 0.01 5
r1 1 2 1
l1 2 0 nt=50
k1 l1 ct
igen 0 10 sin(0 0.1a 1hz 0 )
ip1s 0 20 pwl(0,0 1m,0.5 1s,0.5
+ 1.001,1.0 2.000,1.0
+ 2.001,1.5 3.000,1.5
+ 3.001,2.0 4.000,2.0
+ 4.001,2.5 5.000,2.5)
gigen 0 1 cur='v(10)*v(20)'
rpl1s 0 20 1
rsin 0 10 1
```


```
.model ct core LEVEL=1 ms=420k k=18 c=1.05 a=26
+ alpha=2e-5 area=1.17 path=8.49

.probe b=lx2(k1) h=lx1(k1) i(r1) v(1)
.probe dmdh=lx3(k1) m=lx4(k1) dmandh=lx5(k1)
+ man=lx6(k1)
.probe l=lv1(l1) heff=lx7(k1)

.end
```

Plots of the Hysteresis Curve and Inductance

Figure 2-5: Hysteresis Curve and Inductance of a Magnetic Core



Optimizing the Extraction of Parameters

This example demonstrates how to optimize the process of extracting parameters from the Jiles-Atherton model. [Figure 2-6 on page 2-29](#) shows the plots of the core output, both before and after optimization.

Input File

```

*file tj_opt.sp for Jiles-Atherton model parameter
  optimization.

.options post
+ delmax=5m

.param palpha=0.0

.param pms= opt1(150k,100k,500k)
+ pa =opt1(10,5,50)
+ pk=opt1(5,1,50)
+ pc= opt1(1,0,3)

.tran 0.01 1.0

.tran 0.01 1.0 sweep

+ optimize=opt1 results=bsat,br,hc model=optmod

.model optmod opt itropt=40

+ relin=1e-4 relout=1e-6

.meas bsat find par('abs(lx2(k1))') when lx1(k1)=5.0
  goal=3.1k

.meas br find par('abs(lx2(k1))') when lx1(k1)=0 td=.25
  goal=1k

.meas hc find par('abs(lx1(k1))') when lx2(k1)=0 td=.25
  goal=.4

r1 1 2 0.01
l1 2 0 nt=20
k1 l1 ct
igen 0 1 sin(0 2a 1hz 0 )

.model ct core LEVEL=1 ms=pms k=pk c=pc a=pa
+ alpha=palpha area=1.17 path=8.49

.probe b=lx2(k1) h=lx1(k1) i(r1) v(1)

.probe dmdh=lx3(k1) m=lx4(k1) dmandh=lx5(k1)
+ man=lx6(k1)

.probe l=lv1(l1) heff=lx7(k1)

.end

```

Analysis Results Listing


```
***** transient analysis tnom= 25.000 temp= 25.000
optimization results
  residual sum of squares = 1.043893E-12
  norm of the gradient = 1.411088E-06
  marquardt scaling parameter = 1.267004E-04
  no. of function evaluations = 30
  no. of iterations = 11
  optimization completed

  norm of gradient < grad= 1.0000E-06 on last iterations
**** optimized parameters opt1

.param pms = 267.5975k
.param pa = 27.8196
.param pk = 37.2947
.param pc = 316.4197m

*** Measure results
bsat = 3.1000E+03
br = 9.9999E+02
hc = 3.9880E-01
```

Figure 2-6: Output Curves Before Optimization (top), and After Optimization (bottom)





Chapter 3

Using Diodes

Use diode models to describe pn junction diodes within MOS and bipolar integrated circuit environments and discrete devices. You can use four types of models and a wide range of parameters to model standard junction diodes:

- Zener diodes
- Silicon diffused junction diodes
- Schottky barrier diodes
- Nonvolatile memory diodes (tunneling current)

Note: See [Chapter 8, “Introducing MOSFETs”](#); [Chapter 9, “Selecting MOSFET Models: Level 1-40”](#); and [Chapter 10, “Selecting MOSFET Models: Level 47-63”](#) for other MOSFET and standard discrete diodes.

Diode model types include the junction diode model and the Fowler-Nordheim model. The junction diode model has two variations: geometric and nongeometric.

This chapter provides an overview of model parameters and scaling effects for the geometric and nongeometric junction diodes. It describes:

- Understanding the Diode Types
- Using Diode Model Statements
- Specifying Junction Diode Models
- Determining Temperature Effects on Junction Diodes
- Using Junction Diode Equations
- “Using the Junction Cap Model”
- Using the Fowler-Nordheim Diode
- Converting National Semiconductor Models

Understanding the Diode Types

Use the geometric junction diode to model IC-based standard silicon diffused diodes, Schottky barrier diodes, and Zener diodes. The geometric parameter lets you specify pn junction poly and metal capacitance dimensions for a particular IC process technology.

Use the nongeometric junction diode to model discrete diode devices such as standard and Zener diodes. The nongeometric model lets you scale currents, resistances, and capacitances using dimensionless area parameters.

The Fowler-Nordheim diode defines tunneling current flow through insulators. Use it to model diode effects in nonvolatile EEPROM memory.

Using Diode Model Statements

Use model and element statements to select the diode models. The model statement's LEVEL parameter selects the type of diode model used:

- LEVEL=1 selects the nongeometric junction diode model
- LEVEL=2 selects the Fowler-Nordheim diode model
- LEVEL=3 selects the geometric junction diode model

You can design Zener, Schottky barrier, and silicon diffused diodes by altering model parameters for both LEVEL 1 and LEVEL 3. LEVEL 2 does not permit modeling of these effects. For Zener diodes, the BV parameter is set for an appropriate Zener breakdown voltage.

If you do not specify the LEVEL parameter in the .MODEL statement, the model defaults to the nongeometric junction diode model, LEVEL 1.

Use control options with the diode model to scale model units, select diffusion capacitance equations, and change model parameters.

Setting Control Options

Control options related to the analysis of diode circuits, as well as other models, include DCAP, DCCAP, GMIN, GMINDC, SCALE, and SCALM. Specify these models using the .OPTIONS statement.

Setting Scaling Options

Use the scale element option, SCALE, to scale LEVELs 2 and 3 diode element parameters. Use the scale model option, SCALM, to scale LEVELs 2 and 3 diode model parameters. LEVEL 1 does not use SCALE or SCALM.

Include SCALM=<val> in the .MODEL statement to override global scaling that uses the .OPTION SCALM=<val> statement in a diode model.

Using the Capacitor Equation Selector Option — DCAP

The DCAP option selects the equations used in calculating the depletion capacitance (LEVEL 1 and LEVEL 3). The option DCCAP invokes calculation of capacitances in DC analysis.

Include the DCAP=<val> in the diode's .MODEL statement to override the global depletion capacitance equation selection with the .OPTIONS DCAP=<val> statement.

Using Control Options for Convergence

Diode convergence problems often occur at the breakdown voltage region when the diode is overdriven or in the OFF condition. To achieve convergence in such cases, include a nonzero value in the model for the series resistor parameter RS, or increase GMIN (the parallel conductance Star-Hspice automatically places in the circuit). You can specify GMIN and GMINDC in the .OPTIONS statement.

The diode control options follow:

Table 3-1: Diode Control Options

Function	Control Options
Capacitance	DCAP, DCCAP
Conductance	GMIN, GMINDC
Geometry	SCALM, SCALE

Specifying Junction Diode Models

Use the diode element statement to specify the two types of junction diodes, geometric and nongeometric. Use a different element type format for the Fowler-Nordheim model.

The diode element statement parameter fields define the connecting nodes, initialization, temperature, geometric junction, and capacitance parameters of the diode model selected in the diode .MODEL statement. Both LEVEL 1 and LEVEL 3 junction diode models share the same element parameter set. Poly and metal capacitor parameters of LM, LP, WM and WP do not share the same element parameter.

Element parameters take precedence over model parameters, if repeated in the .MODEL statement as model parameters.

Parameters common to both element and model statements are:

AREA, PJ, M, LM, LP, WM, WP, W, and L.

Table 3-2: Junction Diode Element Parameters

Function	Parameters
Netlist	Dxxx, n+, n-, mname
Initialization	IC, OFF
Temperature	DTEMP
Geometric junction	AREA, L, M, PJ, W
Geometric capacitance (LEVEL=3 only)	LM, LP, WM, WP

Using the Junction Model Statement

This section describes how to use the junction model statement.

Syntax

The syntax of the junction model statement is:

```
.MODEL mnameD <LEVEL = val> <keyword = val> ...
```

<i>mname</i>	Model name. The diode element refers to the model by this name.
<i>D</i>	Symbol that identifies a diode model
<i>LEVEL</i>	Symbol that identifies a diode model LEVEL=1 =junction diode LEVEL=2 =Fowler-Nordheim LEVEL=3 =geometric processing for junction diode
<i>keyword</i>	Model parameter keyword such as CJO or IS

Example

```
.MODEL D D (CO=2PF, RS=1, IS=1P)
.MODEL DFOWLER D (LEVEL=2, TOX=100, JF=1E-10, EF=1E8)
.MODEL DGEO D (LEVEL=3, JS=1E-4, JSW=1E-8)
.MODEL dln750a D
+ LEVEL=1          XP  =0.0          EG  =1.1
+ XOI  =0.0        XOM =0.0          XM  =0.0
+ WP   =0.0        WM  =0.0          LP  =0.0
+ LM   =0.0        AF  =1.0          JSW =0.0
+ PB   =0.65       PHP =0.8          M   =0.2994
+ FC   =0.95       FCS =0.4          MJSW=0.5
+ TT   =2.446e-9   BV  =4.65        RS  =19
+ IS   =1.485e-11  CJO =1.09e-9     CJP =0.0
+ PJ   =0.0        N   =1.615       IK  =0.0
+ IKR  =1.100e-2   IBV =2.00e-2
```

Using Junction Model Parameters

The .MODEL statement is referenced by the diode element statement. The .MODEL statement contains parameters that specify the type of diode model used (LEVEL 1, 2, or 3), as well as DC, capacitance, temperature, resistance, geometric, and noise parameters.

Table 3-3: Junction Diode Model Parameters (LEVEL 1 and LEVEL 3)

Function	Parameters
model type	LEVEL
DC parameters	IBV, IK, IKR, IS, ISW, N, RS, VB, RS
geometric junction	AREA, M, PJ
geometric capacitance (LEVEL=3 only)	L, LM, LP, SHRINK, W, WM, WP, XM, XOJ, XOM, XP, XW
capacitance	CJ, CJP, FC, FCS, M, MJSW, PB, PHP, TT
noise	AK, KF

Setting Junction DC Parameters in LEVEL 1 and 3

Table 3-4: Junction DC Parameters

Name (Alias)	Units	Default	Description
AREA		1.0	Junction area For LEVEL=1 $AREA_{eff} = AREA \cdot M$, unitless For LEVEL=3 $AREA_{eff} = AREA \cdot SCALM^2 \cdot SHRINK^2 \cdot M$ unit = meter ² If you specify W and L: $AREA_{eff} = W_{eff} \cdot L_{eff} \cdot M$ unit = meter ²
EXPLI	amp/ AREA _{eff}	1e15	Current explosion model parameter. The PN junction characteristics above the explosion current are linear, with the slope at the explosion point, which increases simulation speed and improves convergence. $EXPLI_{eff} = EXPLI \cdot AREA_{eff}$
IB	amp/ AREA _{eff}	1.0e-3	Current at breakdown voltage For LEVEL=3 $IBV_{eff} = IBV \cdot AREA_{eff} / SCALM^2$
IBV	amp/ AREA _{eff}	1.0e-3	Current at breakdown voltage For LEVEL=3 $IBV_{eff} = IBV \cdot AREA_{eff} / SCALM^2$
IK (IKF, JBF)	amp/ AREA _{eff}	0.0	Forward knee current (intersection of the high- and low-current asymptotes) $IK_{eff} = IK \cdot AREA_{eff}$

Table 3-4: Junction DC Parameters (Continued)

Name (Alias)	Units	Default	Description
IKR (JBR)	amp/ AREAeff	0.0	Reverse knee current (intersection of the high- and low-current asymptotes) $IK_{eff} = IKR \cdot AREA_{eff}$
IS (JS)	amp/ AREAeff	LEVEL 1= 1.0e- 14 LEVEL 3= 0.0	If you use an IS value less than EPSMIN, the program resets the value of IS to EPSMIN, and displays a warning message. EPSMIN default=1.0e-28 If the value of IS is too large, the program displays a warning. For LEVEL=1 $IS_{eff} = AREA_{eff} \cdot IS$ For LEVEL=3 $IS_{eff} = AREA_{eff} \cdot IS / SCALM^2$
JSW (ISP)	amp/ PJeff	0.0	Sidewall saturation current per unit junction periphery For LEVEL=1 $JSW_{eff} = PJ_{eff} \cdot JSW$ For LEVEL=3 $JSW_{eff} = PJ_{eff} \cdot JSW / SCALM$
L			Default length of diode $L_{eff} = L \cdot SHRINK \cdot SCALM + XW_{eff}$
LEVEL		1	Diode model selector LEVEL=1 or LEVEL=3 selects junction diode model LEVEL=2 selects Fowler-Nordheim model
N		1.0	Emission coefficient

Table 3-4: Junction DC Parameters (Continued)

Name (Alias)	Units	Default	Description
PJ		0.0	Junction periphery For LEVEL=1 $PJ_{eff} = PJ \cdot M$, unitless For LEVEL=3 $PJ_{eff} = PJ \cdot SCALM \cdot M \cdot SHRINK$, meter If W and L are specified $PJ_{eff} = (2 \cdot W_{eff} + 2 \cdot L_{eff}) \cdot M$, meter
RS	ohms or ohms/m ² (see note below)	0.0	Ohmic series resistance For LEVEL=1 $RS_{eff} = RS / AREA_{eff}$ For LEVEL=3 $RS_{eff} = RS \cdot SCALM^2 / AREA_{eff}$
SHRINK		1.0	Shrink factor
VB (BV, VAR, VRB)	V	0.0	Reverse breakdown voltage. 0.0 indicates an infinite breakdown voltage
XW			Accounts for masking and etching effects $XW_{eff} = XW \cdot SCALM$

Note: If you use a diode model for which the AREA is not specified, AREA defaults to 1; then RS has units of ohms. If AREA is specified in the netlist in m², then the units of RS are ohms/m².

Setting Junction Capacitance Parameters

Table 3-5: Junction Capacitance Parameters

Name (Alias)	Units	Default	Description
CJ (CJA, CJO)	F/ AREAeff	0.0	Zero-bias junction capacitance per unit junction bottomwall area For LEVEL=1 $CJO_{eff} = CJO \cdot AREA_{eff}$ For LEVEL=3 $CJ_{eff} = CJ \cdot AREA_{eff} / SCALM^2$
CJP (CJSW)	F/PJ _{eff}	0.0	Zero-bias junction capacitance per unit junction periphery (PJ) For LEVEL=1 $CJP_{eff} = CJP \cdot PJ_{eff}$ For LEVEL=3 $CJP_{eff} = CJP \cdot PJ_{eff} / SCALM$
FC		0.5	Coefficient for forward-bias depletion area capacitance formula
FCS		0.5	Coefficient for the forward-bias depletion periphery capacitance formula
M (EXA, MJ)		0.5	Area junction grading coefficient
MJSW (EXP)		0.33	Periphery junction grading coefficient
PB (PHI, VJ, PHA)	V	0.8	Area junction contact potential
PHP	V	PB	Periphery junction contact potential
TT	s	0.0	Transit time

Setting Metal and Poly Capacitor Parameters for LEVEL=3

Table 3-6: Metal and Poly Capacitor Parameters

Name (Alias)	Units	Default	Description
LM	m	0 . 0	Use this parameter when LM is not specified in the element statement. $LM_{eff} = LM \cdot SCALM \cdot SHRINK$
LP	m	0 . 0	Use this parameter if LP is not specified in the element statement. $LP_{eff} = LP \cdot SCALM \cdot SHRINK$
WM	m	0 . 0	Use this parameter if WM is not specified in the element statement. $WM_{eff} = WM \cdot SCALM \cdot SHRINK$
WP	m	0 . 0	Use this parameter if WP is not specified in the element statement. $WP_{eff} = WP \cdot SCALM \cdot SHRINK$
XM	m	0 . 0	XM accounts for masking and etching effects: $XM_{eff} = XM \cdot SCALM$
XOI		10k	Thickness of the poly to bulk oxide
XOM	Å	10k	Thickness of the metal to bulk oxide
XP	m	0 . 0	Accounts for masking and etching effects $XP_{eff} = XP \cdot SCALM$

Setting Noise Parameters for LEVEL=1 and 3

Table 3-7: Noise Parameters

Name (Alias)	Units	Default	Description
AF		1 . 0	Flicker noise exponent
KF		0 . 0	Flicker noise coefficient

Geometric Scaling for Diode Models

LEVEL=1 Scaling

Scaling for LEVEL 1 involves the use of the AREA and M Element parameters. The element and model parameters scaled with AREA and M include:

IK, IKR, JS, CJO, and RS. For AREA and M, default=1

This element is not a geometric model because both the area (AREA) and periphery (PJ) are measured in dimensionless values. These parameters are not affected by the SCALE and SCALM options.

The periphery junction parameter is multiplied by M, the multiplier parameter, to scale the dimensionless periphery junction.

$$PJ_{eff} = PJ \cdot M$$

PJ_{eff} is then used to scale CJP, the zero-bias junction capacitance, and the sidewall saturation current, JSW.

$$CJP_{eff} = PJ_{eff} \cdot CJP$$

$$JSW_{eff} = PJ_{eff} \cdot JSW$$

AREA and M are used to obtain AREA_{eff}.

$$AREA_{eff} = AREA \cdot M$$

CJO, IK, IKR, IBV, and IS are multiplied by AREA_{eff} to obtain their effective scaled values. RS, however, is divided by AREA_{eff}.

$$IK_{eff} = AREA_{eff} \cdot IK$$

$$IKR_{eff} = AREA_{eff} \cdot IKR$$

$$IBV_{eff} = AREA_{eff} \cdot IBV$$

$$IS_{eff} = AREA_{eff} \cdot IS$$

$$RS_{eff} = RS / AREA_{eff}$$

$$CJO_{eff} = CJO \cdot AREA_{eff}$$

LEVEL=3 Scaling

LEVEL 3 scaling is affected by SCALM, SCALE, SHRINK, and M.

The LEVEL 3 element parameters affected by SCALE include:

AREA, LM, LP, PJ, WM, WP, W, L

The model parameters affected by SCALM include:

AREA, IBV, IK, IKR, IS, PJ, JSW, RS, CJO, CJP, LM, LP, WP, XM, XP, W, L, XW

If you include the AREA as either an element parameter or a model parameter, the program uses SCALE or SCALM. The following equations use the AREA *element* parameter, instead of the AREA *model* parameter.

If the AREA and PJ model parameters are specified and the element is not, use SCALM as the scaling factor instead of SCALE. The scaled effective area and periphery junction element parameters are determined by:

$$\begin{aligned} \text{AREAeff} &= \text{AREA} \cdot \text{M} \cdot \text{SCALE}^2 \cdot \text{SHRINK}^2 \\ \text{PJeff} &= \text{PJ} \cdot \text{SCALE} \cdot \text{M} \cdot \text{SHRINK} \end{aligned}$$

or, if W and L are specified:

$$\begin{aligned} \text{AREAeff} &= \text{Weff} \cdot \text{Leff} \cdot \text{M} \\ \text{PJeff} &= (2 \cdot \text{Weff} + 2 \cdot \text{Leff}) \cdot \text{M} \end{aligned}$$

where

$$\begin{aligned} \text{Weff} &= \text{W} \cdot \text{SCALE} \cdot \text{SHRINK} + \text{XWeff} \\ \text{Leff} &= \text{L} \cdot \text{SCALE} \cdot \text{SHRINK} + \text{XLeff} \end{aligned}$$

To find the value of JSWeff and CJPeff use the formula:

$$\begin{aligned} \text{JSWeff} &= \text{PJeff} \cdot (\text{JSW}/\text{SCALM}) \\ \text{CJPeff} &= \text{PJeff} \cdot (\text{CJP}/\text{SCALM}) \end{aligned}$$

To determine the polysilicon and metal capacitor dimensions, multiply each by SCALE or by SCALM if specified as model parameters.

$$\begin{aligned} \text{LMeff} &= \text{LM} \cdot \text{SCALE} \cdot \text{SHRINK} \\ \text{WMeff} &= \text{WM} \cdot \text{SCALE} \cdot \text{SHRINK} \\ \text{LPeff} &= \text{LP} \cdot \text{SCALE} \cdot \text{SHRINK} \\ \text{WPeff} &= \text{WP} \cdot \text{SCALE} \cdot \text{SHRINK} \\ \text{XPeff} &= \text{XP} \cdot \text{SCALM} \\ \text{XMeff} &= \text{XM} \cdot \text{SCALM} \end{aligned}$$

You can determine the effective scaled model parameters, I_{Beff} , I_{Keff} , I_{KReff} , $I_{BVe ff}$, R_{Seff} , and C_{JO} as follows:

$$\begin{aligned}
 I_{Keff} &= AREA_{eff} \cdot I_K \\
 I_{KReff} &= AREA_{eff} \cdot I_{KR} \\
 I_{BVe ff} &= (AREA_{eff} \cdot I_{BV}) / SCALM^2 \\
 I_{Seff} &= IS \cdot (AREA_{eff} / SCALM^2) \\
 R_{Seff} &= RS / (AREA_{eff} \cdot SCALM^2) \\
 C_{JOeff} &= AREA_{eff} \cdot (C_{JO} / SCALM^2)
 \end{aligned}$$


Defining Diode Models

Diode Current

Figure 3-1 shows the direction of current flow through the diode. Use either $I(D1)$ or $I1(D1)$ syntax to print the diode current.

If the voltage on node1 is 0.6V greater than the voltage on node2, the diode is *forward biased* or turned on. The anode is the p-doped side of a diode, and the cathode is the n-doped side.

Figure 3-1: Diode Current Convention



Using Diode Equivalent Circuits

Star-Hspice uses three equivalent circuits in diode analysis: transient, AC, and noise circuits. Components of these circuits form the basis for all element and model equations.

The fundamental component in the DC equivalent circuit is the DC diode current (i_d). For noise and AC analyses, the actual i_d current is not used. The partial derivative of i_d with respect to the terminal voltage v_d is used instead. The name for this partial derivative is:

Conductance

$$g_d = \frac{\partial i_d}{\partial v_d}$$

The drain current (i_d) equation accounts for all basic DC effects of the diodes. Star-Hspice assumes capacitance effects to be separate from the i_d equations.

Figure 3-2: Equivalent Circuit, Diode Transient Analysis






Figure 3-3: Equivalent Circuit, Diode AC Analysis**Figure 3-4: Equivalent Circuit, Diode AC Noise Analysis**

Determining Temperature Effects on Junction Diodes

LEVEL 1 and LEVEL 3 model statements contain parameters for the calculation of temperature effects. TLEV and TLEVC select different temperature equations for the calculation of temperature effects on energy gap, leakage current, breakdown voltage, contact potential, junction capacitance, and grading.

Table 3-8: Junction Diode Temperature Parameters (LEVEL 1 and 3)

Variable	Parameter
Resistance coefficient	TRS
Capacitance coefficient	CTA, CTP
Energy gap	EG, GAP1, GAP2
Transit time coefficient	TTT1, TTT2
Reference temperature	TREF
Temperature selectors	TLEV, TLEVC
Miscellaneous	TM1, TM2, TPB, TPHP
Saturation current	XT1

Setting Temperature Effect Parameters LEVEL=1 and 3

Table 3-9: Junction Diode Temperature Effect Parameters

Name (Alias)	Units	Default	Description
CTA (CTC)	1/°	0.0	Temperature coefficient for area junction capacitance (CJ). Set the TLEVC parameter to 1 to let CTA1 override the default temperature coefficient.

Table 3-9: Junction Diode Temperature Effect Parameters (Continued)

Name (Alias)	Units	Default	Description
CTP	1/°	0 . 0	Temperature coefficient for periphery junction capacitance (CJP). Set TLEV to 1 to let CTP override the default temperature coefficient.
EG	eV		Energy gap for pn junction diode For TLEV=0 , 1, default=1.11, for TLEV=2, default=1.16 1.17 - silicon 0.69 - Schottky barrier diode 0.67 - germanium 1.52 - gallium arsenide
GAP1	eV/°	7 . 02 e-4	7.02e-4 - silicon (old value) 4.73e-4 - silicon 4.56e-4 - germanium 5.41e-4 - gallium arsenide
GAP2	°	1108	1108 - silicon (old value) 636 - silicon 210 - germanium 204 - gallium arsenide
TCV	1/°	0 . 0	Breakdown voltage temperature coefficient
TLEV		0 . 0	Temperature equation selector for diode; interacts with TLEVC.
TLEVC		0 . 0	Level selector for diode temperature, junction capacitances and contact potentials; interacts with TLEV.
TM1	1/°	0 . 0	First-order temperature coefficient for MJ.

Table 3-9: Junction Diode Temperature Effect Parameters (Continued)

Name (Alias)	Units	Default	Description
TM2	$1/^{\circ}2$	0 . 0	Second-order temperature coefficient for MJ.
TPB (TVJ)	$V/^{\circ}$	0 . 0	Temperature coefficient for PB. Set the TLEV C parameter to 1 or 2 to enable TPB to override the default temperature compensation.
TPHP	$V/^{\circ}$	0 . 0	Temperature coefficient for PHP. Set the TLEV C parameter to 1 or 2 to enable TPHP to override the default temperature compensation.
TREF		25 . 0	Model reference temperature (LEVEL 1 or 3 only)
TRS	$1/^{\circ}$	0 . 0	Resistance temperature coefficient.
TTT1	$1/^{\circ}$	0 . 0	First order temperature coefficient for TT.
TTT2	$1/^{\circ}2$	0 . 0	Second order temperature coefficient for TT.
XTI		3 . 0	Saturation current temperature exponent. <ul style="list-style-type: none"> ■ Set XTI=3 . 0 for silicon-diffused junction. ■ Set XTI=2 . 0 for Schottky barrier diode.

Using Junction Diode Equations

Table 3-10 shows the diode equation variable definition.

Table 3-10: Equation Variable Definitions

Variable	Definition
cd	total diode capacitance
f	frequency
gd	diode conductance
id	diode DC current
idl	current without high level injection
ind	diode equivalent noise current
inrs	series resistor equivalent noise current
vd	voltage across the diode

Table 3-11 shows the equation quantity definition.

Table 3-11: Equation Quantity Definition

Quantity	Definition
tox	3.453143e-11 F/m
k	1.38062e-23 (Boltzmann's constant)
q	1.60212e-19 (electron charge)
t	temperature in °Kelvin
Δt	t - tnom
tnom	nominal temperature of parameter measurements in °Kelvin

Table 3-11: Equation Quantity Definition (*Continued*)

Quantity	Definition
$v_t(t)$	$k \cdot t/q$: thermal voltage
$v_t(tnom)$	$k \cdot tnom/q$: thermal voltage

Using Junction DC Equations

The basic diode is modeled in three regions:

- Forward bias
- Reverse bias
- Breakdown regions

For a forward bias diode, the anode is more positive than the cathode. The diode is turned on and conducts above 0.6 volts. Set the model parameter RS to limit conduction current. As the forward bias voltage increases past 0.6 volts, the limiting resistor prevents the value of the diode current from becoming too high and the solution from converging.

Forward Bias: $v_d > -10 \cdot v_t$

$$i_d = I_{Seff} \cdot \left(e^{\frac{v_d}{N \cdot v_t}} - 1 \right)$$

$$v_d = v_{node1} - v_{node2}$$

For reverse bias, the anode (node1) is more negative than the cathode. The diode is turned off, and conducts a small leakage current.

Reverse Bias: $BV_{eff} < v_d < -10 \cdot v_t$

$$i_d = -I_{Seff}$$

For breakdown, the parameter BV (VB) is set, inducing reverse breakdown or avalanche. This effect is seen in Zener diodes and occurs when the anode-cathode voltage is less than BV. Model this action by measuring the voltage (BV) and the current (IBV) at the reverse knee or onset of avalanche.

Note: BV is always described as a positive number.

Breakdown: $v_d < -BV_{eff}$

$$i_d = -I_{Seff} \cdot e^{-\left(\frac{v_d + BV_{eff}}{N \cdot v_t}\right)}$$

The BV parameter is adjusted as follows to obtain BV_{eff}:

$$i_{break} = -I_{Seff} \cdot \left(e^{\frac{-BV}{N \cdot v_t}} - 1 \right)$$

If IBV_{eff} > i_{break}, then,

$$BV_{eff} = BV - N \cdot v_t \cdot \ln\left(\frac{IBV_{eff}}{i_{break}}\right)$$

Otherwise,

$$IBV_{eff} = i_{break}$$

Most diodes do not behave as ideal diodes. The parameters IK and IKR are called high-level injection parameters. They tend to limit the exponential current increase.

Note: The exponential equation is used in both the forward and reverse regions.

Forward Bias

$$i_d = \frac{i_{d1}}{1 + \left(\frac{i_{d1}}{IK_{eff}}\right)^{1/2}}$$

Reverse Bias

$$id = \frac{id1}{1 + \left(\frac{id1}{IKReff}\right)^{1/2}}$$

where $id1$ is

For $v_d \geq -BV_{eff}$:

$$id1 = ISeff \cdot \left(e^{\frac{v_d}{N \cdot v_t}} - 1 \right)$$

Otherwise:

$$id1 = ISeff \cdot \left(e^{\frac{v_d}{N \cdot v_t}} - 1 \right) - ISeff \cdot \left[e^{-\left(\frac{v_d + BV_{eff}}{N \cdot v_t}\right)} - 1 \right]$$

You can estimate the reverse saturation current IS , emission coefficient N , and model parameter RS from DC measurements of the forward biased diode characteristics. You can determine N from the slope of the diode characteristic in the ideal region. In most cases, the emission coefficient is the value of unit, but is closer to 2 for MOS diodes.

In practice, at higher levels of bias, the diode current deviates from the ideal exponential characteristic. This deviation is due to the presence of ohmic resistance in the diode as well as high-level injection effects. The deviation of the actual diode voltage from the ideal exponential characteristic at a specific current determines the value of RS . In practice, RS is estimated at several values of id and averaged, since the value of RS depends upon diode current.

Using Diode Capacitance Equations

The diode capacitance is modeled by cd in Figure 3-2. The capacitance, cd , is a combination of diffusion capacitance, ($cdiff$), depletion capacitance, ($cdep$), metal, ($cmetal$), and poly capacitances, ($cpoly$).

$$cd = cdiff + cdep + cmetal + cpoly$$

Using Diffusion Capacitance Equations

The transit time (TT) models the diffusion capacitance, caused by injected minority carriers. In practice, TT is estimated from pulsed time-delay measurements.

$$c_{diff} = TT \cdot \frac{\partial i_d}{\partial v_d}$$

Using Depletion Capacitance Equations

The depletion capacitance is modeled by junction bottom and junction periphery capacitances. The formula for both bottom area and periphery capacitances is similar, except each has its own model parameters. There are two equations for forward bias junction capacitance that are selected using .OPTIONS DCAP.

DCAP=1

The junction bottom area capacitance formula is:

$$v_d < FC \cdot PB$$

$$c_{depa} = C_{J_{eff}} \cdot \left(1 - \frac{v_d}{PB}\right)^{-MJ}$$

$$v_d \geq FC \cdot PB$$

$$c_{depa} = C_{J_{eff}} \cdot \frac{1 - FC \cdot (1 + MJ) + MJ \cdot \frac{v_d}{PB}}{(1 - FC)^{(1 + MJ)}}$$

The junction periphery capacitance formula is:

$$v_d < FCS \cdot PHP$$

$$c_{depp} = C_{JP_{eff}} \cdot \left(1 - \frac{v_d}{PHP}\right)^{-MJ_{SW}}$$

$$v_d \geq FCS \cdot PHP$$

$$c_{depp} = C_{JPeff} \cdot \frac{1 - FCS \cdot (1 + MJSW) + MJSW \cdot \frac{v_d}{PHP}}{(1 - FCS)^{(1 + MJSW)}}$$

then,

$$c_{dep} = c_{depa} + c_{depp}$$

DCAP=2 (default)

The total depletion capacitance formula is:

$v_d < 0$

$$c_{dep} = C_{J_{eff}} \cdot \left(1 - \frac{v_d}{PB}\right)^{-MJ} + C_{JP_{eff}} \cdot \left(1 - \frac{v_d}{PHP}\right)^{-MJSW}$$

$v_d \geq 0$

$$c_{dep} = C_{J_{eff}} \cdot \left(1 + MJ \cdot \frac{v_d}{PB}\right) + C_{JP_{eff}} \cdot \left(1 + MJSW \cdot \frac{v_d}{PHP}\right)$$

DCAP=3

Limits peak depletion capacitance to $FC \cdot CG_{Deff}$ or $FC \cdot CG_{Seff}$, with proper fall-off when forward bias exceeds PB ($FC \geq 1$).

Metal and Poly Capacitance Equations (LEVEL=3 Only)

To determine the metal and poly capacitances, use the equations:

$$c_{metal} = \left(\frac{\epsilon_{ox}}{XOI}\right) \cdot (W_{Peff} + X_{Peff}) \cdot (L_{Peff} + X_{Peff}) \cdot M$$

$$c_{poly} = \left(\frac{\epsilon_{ox}}{XOM}\right) \cdot (W_{Meff} + X_{Meff}) \cdot (L_{Meff} + X_{Meff}) \cdot M$$

Using Noise Equations

Figure 3-4 shows the noise model for a diode. An independent current source, *inrs*, in parallel with the resistor, models the thermal noise generated by a resistor. To determine the value of *inrs*, use the equation:

$$inrs = \left(\frac{4 \cdot k \cdot t}{R_{Seff}} \right)^{1/2}$$

The unit of *inrs* is Amp/(Hz)^{1/2}.

The shot and flicker noise of the diode are modeled by the current source *ind*, which is defined by:

$$ind = \left(2 \cdot q \cdot id + \frac{KF \cdot id^{AF}}{f} \right)^{1/2}$$

Temperature Compensation Equations

This section describes the temperature compensation equations.

Energy Gap Temperature Equations

Use the following equations to determine energy gap for temperature compensation.

TLEV=0 or 1

$$egnom = 1.16 - 7.02e-4 \cdot \frac{tnom^2}{tnom + 1108.0}$$

$$eg(t) = 1.16 - 7.02e-4 \cdot \frac{t^2}{t + 1108.0}$$

TLEV=2

$$egnom = EG - GAP1 \cdot \frac{tnom^2}{tnom + GAP2}$$

$$eg(t) = EG - GAP1 \cdot \frac{t^2}{t + GAP2}$$

Leakage Current Temperature Equations

$$JS(t) = JS \cdot e^{\frac{facIn}{N}}$$

$$JSW(t) = JSW \cdot e^{\frac{facIn}{N}}$$

TLEV=0 or 1

$$facIn = \frac{EG}{vt(tnom)} - \frac{EG}{vt(t)} + XTI \cdot \ln\left(\frac{t}{tnom}\right)$$

TLEV=2

$$facIn = \frac{egnom}{vt(tnom)} - \frac{eg(t)}{vt(t)} + XTI \cdot \ln\left(\frac{t}{tnom}\right)$$

Breakdown Voltage Temperature Equations**TLEV=0**

$$BV(t) = BV - TCV \cdot \Delta t$$

TLEV=1 or 2

$$BV(t) = BV \cdot (1 - TCV \cdot \Delta t)$$

Transit Time Temperature Equations

$$TT(t) = TT \cdot (1 + TTT1 \cdot \Delta t + TTT2 \cdot \Delta t^2)$$

Junction Built-in Potential Temperature Equations

TLEV=0

$$PB(t) = PB \cdot \left(\frac{t}{t_{nom}}\right) - vt(t) \cdot \left[3 \cdot \ln\left(\frac{t}{t_{nom}}\right) + \frac{eg_{nom}}{vt(t_{nom})} - \frac{eg(t)}{vt(t)}\right]$$

$$PHP(t) = PHP \cdot \frac{t}{t_{nom}} - vt(t) \cdot \left[3 \cdot \ln\left(\frac{t}{t_{nom}}\right) + \frac{eg_{nom}}{vt(t_{nom})} - \frac{eg(t)}{vt(t)}\right]$$

TLEV=1 or 2

$$PB(t) = PB - TPB \cdot \Delta t$$

$$PHP(t) = PHP - TPHP \cdot \Delta t$$

TLEV=3

$$PB(t) = PB + dpbdt \cdot \Delta t$$

$$PHP(t) = PHP + dphpdt \cdot \Delta t$$

where TLEV=0 or 1

$$dpbdt = \frac{-\left[eg_{nom} + 3 \cdot vt(t_{nom}) + (1.16 - eg_{nom}) \cdot \left(2 - \frac{t_{nom}}{t_{nom} + 1108}\right) - PB\right]}{t_{nom}}$$

$$dphpdt = \frac{-\left[eg_{nom} + 3 \cdot vt(t_{nom}) + (1.16 - eg_{nom}) \cdot \left(2 - \frac{t_{nom}}{t_{nom} + 1108}\right) - PHB\right]}{t_{nom}}$$

and TLEV=2

$$dpbdt = \frac{-\left[eg_{nom} + 3 \cdot vt(t_{nom}) + (EG - eg_{nom}) \cdot \left(2 - \frac{t_{nom}}{t_{nom} + GAP2}\right) - PB\right]}{t_{nom}}$$

$$dphpdt = \frac{-\left[eg_{nom} + 3 \cdot vt(t_{nom}) + (EG - eg_{nom}) \cdot \left(2 - \frac{t_{nom}}{t_{nom} + GAP2}\right) - PHP\right]}{t_{nom}}$$

Junction Capacitance Temperature Equations

TLEVC=0

$$CJ(t) = CJ \cdot \left[1 + MJ \cdot \left(4.0e-4 \cdot \Delta t - \frac{PB(t)}{PB} + 1 \right) \right]$$

$$CJSW(t) = CJSW \cdot \left[1 + MJSW \cdot \left(4.0e-4 \cdot \Delta t - \frac{PHP(t)}{PHP} + 1 \right) \right]$$

TLEVC=1

$$CJ(t) = CJ \cdot (1 + CTA \cdot \Delta t)$$

$$CJSW(t) = CJSW \cdot (1 + CTP \cdot \Delta t)$$

TLEVC=2

$$CJ(t) = CJ \cdot \left(\frac{PB}{PB(t)} \right)^{MJ}$$

Note: In the above equation MJ is not MJ(t).

$$CJSW(t) = CJSW \cdot \left(\frac{PHP}{PHP(t)} \right)^{MJSW}$$

TLEVC=3

$$CJ(t) = CJ \cdot \left(1 - 0.5 \cdot dpbdt \cdot \frac{\Delta t}{PB} \right)$$

$$CJSW(t) = CJSW \cdot \left(1 - 0.5 \cdot dphpdt \cdot \frac{\Delta t}{PHP} \right)$$

Grading Coefficient Temperature Equation

$$MJ(t) = MJ \cdot (1 + TM1 \cdot \Delta t + TM2 \cdot \Delta t^2)$$

Resistance Temperature Equations

$$RS(t) = RS \cdot (1 + TRS \cdot \Delta t)$$

Using the Junction Cap Model

This section describes how to use the junction cap model statement.

General Syntax

The general syntax for including a diode element in a Star-Hspice netlist is:

```
Dxxx nodeplus nodeminus modelname <<area=>val>
+ <<peri=>val> <<pgate=>val> <<dtemp=>val>
+ <<off=>val> <<IC=>val> <<m=>val>
```

where:

Dxxx	Diode element name. Must begin with “D”
nodeplus	Positive terminal (anode) node name. The series resistor of the equivalent circuit is attached to this terminal
nminus	Negative terminal (cathode) node name
mname	Diode model name reference
area	Diode area. In the model card, it can be used by AB
peri	Length of the side-wall of the diffusion area AB which is not under the gate. In the model card, it is used by LS
pgate	Length of the side-wall of the diffusion area AB which is under the gate. In the model card, it is used by LG
off	Sets initial condition to OFF for this element in DC analysis. The default is ON
M	Multiplier to simulate multiple diodes in parallel. All currents, capacitances and resistances are affected by setting M. Default=1

ic	Initial voltage across the diode element. This value is used when the UIC option is present in the .tran statement and is overridden by the .ic statement
Dtemp	The difference between the element temperature and circuit temperature in celsius. Default=0.0
.option list	Prints the updated temperature parameters for juncap diode model

Juncap Model Syntax

The juncap model statement syntax is:

```
.MODEL modelname D level=4 <keyword=val>
```

where:

modelname	Model name. The diode element refers to the model by this name
D	Symbol that identifies a diode model
LEVEL	Symbol that identifies a diode model
keywords	Model parameter keywords, listed below in the examples

Examples

```
.model MD D level=4
+AB=2E-12 LS=2E-6 LG=1.3E-6 DTA=0 TR=30 VR=0.3
+JSGBR=1.2e-3 JSDBR=1.3e-3 JSGSR=1.1e-3
+JSDSR=1.3e-3 JSGGR=1.4e-3 JSDGR=1.4e-3 NB=1.6
+NS=1.3
+NG=1.3 VB=0.9 CJBR=1.2e-12 CJSR=1.2e-12
+CJGR=1.3e-12 VDBR=1.6 VDSR=1.3 VGDR=1.2 PB=0.5
+PS=0.6 PG=0.4
```

Setting Juncap Model Parameters

Table 3-12: Juncap Model Parameters

Name	Units	Default	Clip Low	High	Description
AB	M ²	1e-12	0.0		Diffusion area
LS	M	1.0e-6	0.0		Length of side-wall of diffusion area AB which is not under gate
LG	M	0.0	0.0		Length of side-wall of diffusion area AB which is under gate
DTA	C	0.0			Temperature offset of Juncap element with respect to TA
TR	C	25	-273.15		Temperature at which parameters have been determined
VR	V	0.0			Voltage at which parameters have been determined
JSGBR	Am ⁻²	1.0E-3	0.0		Bottom saturation-current density due to electron-hole generation at V=VR
JSDBR	Am ⁻²	1.0E-3	0.0		Bottom saturation-current density due to diffusion from back contact

Table 3-12: Juncap Model Parameters (*Continued*)

Name	Units	Default	Clip Low	High	Description
JSGSR	Am^{-2}	1.0E-3	0.0		Sidewall saturation-current density due to electron-hole generation at $V=V_R$
JSDSR	Am^{-2}	1.0E-3	0.0		Sidewall saturation-current density due to diffusion from back contact
JSGGR	Am^{-2}	1.0E-3	0.0		Gate edge saturation current density due to electron-hole generation at $V=V_R$
JSDGR	Am^{-2}	1.0E-3	0.0		Gate edge saturation current density due to diffusion from back contact
JSGGR	Am^{-2}	1.0E-3	0.0		Gate edge saturation current density due to electron-hole generation at $V=V_R$
JSDGR	Am^{-2}	1.0E-3	0.0		Gate edge saturation current density due to diffusion from back contact
NB		1.0	0.1		Emission coefficient of the bottom forward current
NS		1.0	0.1		Emission coefficient of the sidewall forward current

Table 3-12: Juncap Model Parameters (*Continued*)

Name	Units	Default	Clip Low	High	Description
NG		1.0	0.1		Emission coefficient of the gate edge forward current
VB	V	0.9			Reverse breakdown voltage
CJBR	Fm ⁻²	1.0E-12	0.0		Bottom junction capacitance at V=VR
CJSR	Fm ⁻²	1.0E-12	0.0		Sidewall junction capacitance at V=VR
CJGR	Fm ⁻²	1.0E-12	0.0		Gate edge junction capacitance at V=VR
VDBR	V	1.00	0.05		Diffusion voltage of the bottom junction at T=TR
VDSR	V	1.00	0.05		Diffusion voltage of the sidewall junction at T=TR
VDGR	V	1.00	0.05		Diffusion voltage of the gate edge junction
PB		0.40	0.05		Bottom junction grading coefficient
PS		0.40	0.05		Sidewall junction grading coefficient
PG		0.40	0.05		Gate edge junction grading coefficient

Theory

This section summarizes the elementary physics of a junction diode. Refer to semiconductor textbooks for additional information.

Generally, the current voltage characteristics can be represented as follows:

$$J = \{J_d(n_i^2 + (J_g(n_i, V)))\} \cdot \left[\exp\left(\frac{qV}{kT}\right) - 1 \right]$$

$$n_i \sim T^{\frac{3}{2}} \cdot \exp\left(\frac{-E_g}{2kT}\right)$$

Table 3-13: Current Voltage Characteristics

Quantity	Units	Description
J	Am ⁻²	Total reverse current density
J _d	Am ⁻²	Diffusion saturation current density
J _g	Am ⁻²	Generation current density
n _i	m ⁻³	Intrinsic carrier concentration
V	V	Voltage across the diode
E _g	J	Energy gap
k	JK ⁻¹	Boltzmann constant
T	K	Temperature

For $V < V_D$, the charge of the junction capacitance is described by:

$$Q = Q_j \left[1 - \left(1 - \frac{V}{V_D} \right)^{1-P} \right]$$

Table 3-14: Junction Capacitance Charge

Quantity	Units	Description
Q	C	Total diode junction charge
Q_j	C	Junction charge at built-in voltage
V	V	Voltage across the diode
Vd	V	Junction diffusion voltage
P		Junction grading coefficient

JUNCAP Model Equations

JUNCAP Model

The JUNCAP model is intended to describe formed by the source, drain or well-to-bulk junction devices, limited to the case of reverse biasing of these junctions. Similar to the MOS model, the current equations are formulated and AC effects are modeled via charge equations using the quasi-static approximation.

In order to include the effects from differences in the sidewall, bottom, and gate-edge junction profiles, these three contributions are calculated separately in the JUNCAP model.

Both the diffusion and the generation currents are treated in the model, each with individual temperature and voltage dependence.

In the JUNCAP model, a part of the total charge comes from the gate-edge junction very close to the surface. This charge is also included in the MOS model charge equations and is counted twice. However, this results in only a very minor error.

In the next section, the model equations are presented. Correct operation of the model in a circuit simulator environment requires some numerical additions, which are described in the section on implementation. Any fixed capacitance that is present on a node (e.g., metal-1-to-substrate capacitance) must appear in a fixed capacitor statement or must be included in INTCAP. They no longer form the JUNCAP model in contrast to the old NODCAP model.

Nomenclature

The following table lists the electrical variable parameters:

Table 3-15: Electrical Variable Parameters

No	Variable	Programming Name	Units	Description
1	V_a	VA	V	Potential applied to the anode
2	V_k	VK	V	Potential applied to the cathode
3	I_a	IA	A	DC current into the anode
4	I_k	IK	A	DC current into the cathode
5	Q_a	QA	C	Charge in the device attributed to the anode
6	Q_k	QK	C	Charge in the device attributed to the cathode

Note: The parameters are listed above in the model card. See [‘Setting Juncap Model Parameters’ on page 3-34](#).

The following table lists internal variables and parameters:

Table 3-16: Internal Variables and Parameters

No	Parameter	Programming Name	Units	Description
1	V_{db}	VDB	V	Diffusion voltage of bottom area AB
2	V_{ds}	VDS	V	Diffusion voltage of Locos-edge L S
3	V_{dg}	VDG	V	Diffusion voltage of gate-edge L G
4	C_{jb}	CJB	F	Capacitance of bottom area A B

Table 3-16: Internal Variables and Parameters (*Continued*)

No	Parameter	Programming Name	Units	Description
5	C_{js}	CJS	F	Capacitance of Locos-edge L S
6	C_{jg}	CJG	F	Capacitance of gate-edge L G
7	I_{sdb}	ISDB	A	Diffusion saturation current of bottom area AB
8	I_{sds}	ISDS	A	Diffusion saturation current of Locos-edge LS
9	I_{sdg}	ISDG	A	Diffusion saturation current of gate-edge LG
10	I_{sgb}	ISGB	A	Generation saturation current of bottom area AB
11	I_{sgs}	ISGS	A	Generation saturation current of Locos-edge LS
12	I_{sgg}	ISGG	A	Generation saturation current of gate-edge LG
13	T_a	TA	C	Ambient circuit temperature
14	T_{kd}	TKD	K	Absolute temperature of the junction/ device
15	V	V	V	Diode bias voltage ($V = V_A - V_K$)
16	I	I	A	Total DC current from anode to cathode ($I = I_A = -I_K$)
17	Q	Q	C	Total junction charge ($Q = Q_A = -Q_K$)

ON/OFF Condition

Circuit solution involves a process of successive calculations. The calculations are started from a set of “initial guesses” for the electrical quantities of the non-linear elements. The devices start in the default state.

Example

JUNCAP	Default	ON	OFF
V_D	-0.1	0.7	-0.1

DC Operating Point Output

The DC operating point output facility gives information on the state of a device at its operation point.

Note: The conductance G min is connected in parallel to the conductance G. This conductance influences the DC operating output.

Temperature, Geometry and Voltage Dependence

The general scaling rules, which apply to all three components of the JUNCAP model, are:

$$T_{KR} = T_0 + T_R$$

$$T_{KD} = T_0 + T_A + DT_A$$

$$V_{TR} = k \cdot \frac{T_{KR}}{q}$$

$$V_{TD} = K \cdot \frac{T_{KD}}{q}$$

$$V_{gR} = 1.16 - \frac{(7.02 \cdot 10e-4 \cdot T_{KR} \cdot T_{KR})}{(1108.0 + T_{KR})}$$

$$V_{gD} = 1.16 - \frac{(7.02 \cdot 10e - 4 \cdot T_{KR} \cdot T_{KD})}{(1108.0 + T_{KD})}$$

$$F_{TD} = \left(\frac{T_{KD}}{T_{KR}} \right)^{1.5} \cdot \exp \left(\frac{V_{gR}}{(2 \cdot V_{TR})} - \frac{V_{gD}}{(2 \cdot V_{TD})} \right)$$

Internal Reference

The internal reference parameters for the bottom component are specified by:

$$V_{DB} = \frac{V_{DBR} \cdot T_{KD}}{T_{KR} - 2 \cdot V_{TD} \cdot \ln F_{TD}}$$

$$C_{JB} = C_{JBR} \cdot A_B \cdot \left(\frac{(V_{DBR} - V_R)}{V_{DB}} \right)^{P_B}$$

$$I_{SGB} = J_{SGBR} \cdot F_{TD} \cdot A_B \cdot \left(\frac{V_{DB}}{(V_{DBR} - V_R)} \right)^{P_B}$$

$$I_{SDB} = J_{SDBR} \cdot F_{TD} \cdot F_{TD} \cdot A_B$$

Similar formulations hold for the locos-edge and the gate-edge components. Replace the index *B* by *S* and *G*, and the area *AB* by *LS* and *LG*.

For the locos-edge:

$$V_{DS} = \frac{V_{DSR} \cdot T_{KR}}{T_{KR} - 2 \cdot V_{TD} \cdot \ln F_{TD}}$$

$$C_{JS} = C_{JSR} \cdot L_S \cdot \left(\frac{(V_{DSR} - V_R)}{V_{DS}} \right)^{P_S}$$

$$I_{SGS} = J_{SGSR} \cdot F_{TD} \cdot L_S \cdot \left(\frac{V_{DS}}{(V_{DSR} - V_R)} \right)^{P_S}$$

$$I_{SDS} = J_{SDSR} \cdot F_{TD} \cdot F_{TD} \cdot L_S$$

For the gate-edge:

$$V_{DG} = \frac{V_{DGR} \cdot T_{KD}}{T_{KR} - 2 \cdot V_{TD} \cdot \ln F_{TD}}$$

$$C_{JG} = C_{JGR} \cdot L_G \cdot \left(\frac{(V_{DGR} - V_R)}{V_{DG}} \right)^{P_G}$$

$$I_{SGS} = J_{SGGR} \cdot F_{TD} \cdot L_G \cdot \left(\frac{V_{DG}}{(V_{DGR} - V_R)} \right)^{P_G}$$

$$I_{SDS} = J_{SDGR} \cdot F_{TD} \cdot F_{TD} \cdot L_G$$

Note: Later sections show the equations only for the bottom component.

JUNCAP Capacitor and Leakage Current Model

In the charge description, the following internal parameter is defined:

$$Q_{JDB} = C_{JB} \cdot V_{DB}(1 - P_B)$$

To prevent an unlimited increase of the voltage derivative of the charge, the charge description is in two parts: the original power function and a supplemented quadratic function. At the cross-over point between these regions, indicated by V_L , the following parameters are defined:

$$F_{CB} = 1 - \left(\frac{(1 + P_B)}{3} \right)^{\frac{1}{P_B}}$$

$$V_{LB} = F_{CB} \cdot V_{DB}$$

$$C_{LB} = C_{JB}(1 - F_{CB})^{-P_B}$$

$$Q_{LB} = Q_{JDB}(1 - (1 - F_{CB})^{(1 - P_B)})$$

$$Q_{JBV} = Q_{JCB} \cdot \left(\frac{(1 - (1 - V))}{V_{DB}} \right)^{(1 - P_B)} \quad V < V_{LB}$$

$$Q_{LB} + C_{LB}(V - V_{LB}) \cdot \left(\frac{1 + (P_B(V - V_{LB}))}{2 \cdot V_{DB} \cdot (1 - F_{CB})} \right) \quad V \geq V_{LB} \quad (12.63)$$

Similar expressions exist for the locos-edge and gate-edge charges, Q_{jsv} and Q_{jgv} .

The total charge characteristic can be described by:

$$Q = Q_{JBV} + Q_{JSV} + Q_{JGV}$$

Using elementary mathematics, we can derive from Equation 12.63 (above) simple equations for the capacitance of the bottom area:

$$C_{JBV} = C_{JB} \cdot \left(1 / \left(\frac{V - V_{LB}}{V_{DB}}\right)\right)^{P_B} \quad V < V_{LB}$$

$$C_{LB} + C_{LB} \cdot P_B \cdot \left(\frac{(V - V_{LB})}{V_{DB} \cdot (1 - F_{CB})}\right) \quad V \geq V_{LB}$$

Similar expressions exist for C_{jsv} and C_{jgv} .

Total Capacitance

The total capacitance can be described by:

$$C = C_{JBV} + C_{JSV} + C_{JGV}$$

*Bulk to source or bulk to drain diode current.

Diffusion and Generation Currents

With the scaled parameters of the preceding section, the diffusion and generation current components can be expressed as:

$$I_{DB} = I_{SDB} \cdot \exp\left(\frac{V}{(N_B \cdot V_{TD})} - 1\right)$$

$$I_{GB} = I_{SGB} \cdot \left(\frac{(V_{DB} - V)}{V_{DB}}\right)^{P_B} \cdot \left(\exp\left(\frac{V}{(N_B \cdot V_{TD})} - 1\right)\right) \quad V \leq V_{DB}$$

$$0 \quad V > V_{DB}$$

The first relation concerning the diffusion component is valid over the whole operating range. The second relation, describing the generation current, shows an unlimited increase in the derivative of this function at $V=V_{DB}$. Therefore, the power function is merged at $V=0.0$ with a hyperbolic function in the forward bias range. The exponential part is divided by $\exp(V/(N_B \cdot V_{TD}))$. This enables a gradual decrease in the generation current component.

The hyperbolic function $I_{HYP} = F_{SB}(V + V_{AB})^{-B}$ is used. The parameter B controls the decrease of the current for voltages $V>0.0$ for all generation components. The value of B is fixed and set to 2 in the model. The continuity constraints of function and derivative in the merge point lead to the following relations for F_{sb} and V_{ab} :

$$V_{AB} = B \cdot \frac{V_{DB}}{P_B}$$

$$F_{SB} = I_{SGB} \cdot V_{AB}^B$$

The generation current voltage characteristic in the forward region becomes:

$$I_{GB} = F_{SB}/((V + V_{AB})^B) \cdot (1 - \exp(-V/(N_B \cdot V_{TD})))$$

Final Model Equations

The final model equations for the currents of the bottom area are:

$$I_{DB} = I_{SDB} \cdot (\exp(V/(N_B \cdot V_{TD})) - 1)$$

$$I_{GB} = I_{SGB} \cdot \left(\frac{V_{DB} - V}{V_{DB}} \right)^{P_B} \cdot \exp\left(\frac{V}{(N_B \cdot V_{TD})} \right) - 1 \quad V \leq 0$$

$$I_{sgb} \cdot \left(\frac{V_{ab}}{(V + V_{ab})} \right)^B \cdot \left(1 - \exp\left(\frac{-V}{(N_b \cdot V_{td})} \right) \right) \quad V > 0.0$$

Similar expressions exist for the locos-edge and gate-edge components.

The total junction current can be expressed as:

$$I = (I_{DB} + I_{GB}) + (I_{DS} + I_{GS}) + (I_{DG} + I_{GG})$$

Using the Fowler-Nordheim Diode

The diode model parameter LEVEL=2 selects the Fowler-Nordheim model. Fowler-Nordheim diodes are formed as a metal-insulator-semiconductor or as a semiconductor-insulator-semiconductor layer device. The insulator is sufficiently thin (100 Angstroms) to permit tunneling of carriers. It models electrically alterable memory cells, air-gap switches, and other insulation breakdown devices.

Fowler-Nordheim Diode Model Parameters LEVEL=2

Table 3-17 shows the Fowler-Nordheim diode model parameters for LEVEL 2.

Table 3-17: Fowler-Nordheim Diode Model Parameters

Name (alias)	Units	Default	Description
EF	V/cm	1.0e8	Forward critical electric field
ER	V/cm	EF	Reverse critical electric field
JF	amp/V ²	1.0e-10	Forward Fowler-Nordheim current coefficient
JR	amp/V ²	JF	Reverse Fowler-Nordheim current coefficient
L	m	0.0	Length of diode for calculation of Fowler-Nordheim current $L_{eff} = L \cdot SCALM \cdot SHRINK + XW_{eff}$
TOX	Å	100.0	Thickness of oxide layer
W	m	0.0	Width of diode for calculation of Fowler-Nordheim current $W_{eff} = W \cdot SCALM \cdot SHRINK + XW_{eff}$
XW	m	0.0	$XW_{eff} = XW \cdot SCALM$

Using Fowler-Nordheim Diode Equations

The DC characteristics of the Fowler-Nordheim diode are modeled by the following forward and reverse nonlinear current source equations. In the following equations:

$$\text{AREAeff} = \text{Weff} \cdot \text{Leff} \cdot \text{M}$$

Forward Bias: $v_d \geq 0$

$$i_d = \text{AREAeff} \cdot J_F \cdot \left(\frac{v_d}{\text{TOX}} \right)^2 \cdot e^{\frac{-E_F \cdot \text{TOX}}{v_d}}$$

Reverse Bias: $v_d < 0$

$$i_d = -\text{AREAeff} \cdot J_R \cdot \left(\frac{v_d}{\text{TOX}} \right)^2 \cdot e^{\frac{E_R \cdot \text{TOX}}{v_d}}$$

Fowler-Nordheim Diode Capacitances

The Fowler-Nordheim diode capacitance is a constant derived from:

$$c_d = \text{AREAeff} \cdot \frac{\epsilon_{\text{ox}}}{\text{TOX}}$$

Converting National Semiconductor Models

National Semiconductor's circuit simulator has a scaled diode model that is not the same as that used by Star-Hspice. To use National Semiconductor circuit models, do the following:

For a subcircuit that consists of the scaled diode model, the subcircuit name must be the same as the name of the model.

The `.PARAM` statement inside the subcircuit specifies the scaled diode model parameter values. Add a scaled diode model inside the subcircuit, then change the `.MODEL mname mtype` statement to a `.PARAM` statement.

Ensure that all the scaled diode elements are preceded by the character X.

Check that every parameter used in the `.MODEL` statement inside the subcircuit has a value in the `.PARAM` statement.

Using the Scaled Diode Subcircuit Definition

The scaled diode subcircuit definition converts the National Semiconductor scaled diode model to a form a model usable in Star-Hspice. The `.PARAM` parameter inside the `.SUBCKT` represents the `.MODEL` parameter in the National circuit simulator. Replace the `.MODEL mname` statement by a `.PARAM` statement. Change the model name to `SDIODE`.

Example

An example of scaled diode subcircuit definition is:

```
.SUBCKT SDIODE NP NN SF=1 SCJA=1 SCJP=0 SIS=1 SICS=1
+ SRS=1

D NP NN SDIODE

.PARAM IS=1.10E-18 N=1.03 EG=0.8 RS=20.7E3
+ CJA=0.19E-15 PHI=0.25 CJP=0.318E-15
+ EXA=0.5 EXP=0.325 CTC=6E-4
+ TRS=2.15M M=2
*

.MODEL SDIODE D
+ IS='IS*SIS*SF' CJA='CJA*SF*SCJA' CJP='CJP*SF*SCJP'
+ RS='RS*SRS/SF' EXA=EXA EXP=EXP
+ N=N CTA=CTC CTP=CTC
+ TRS=TRS TLEV=1 TLEV=1 xti='m*n'

.ENDS SDIODE
```

Note that all the parameters used in the following model must have a value that comes from either a .PARAM statement or the .SUBCKT call. The diode statements are then replaced by the call to the subcircuit SDIODE:

```
XDS 14 1048 SDIODE SIS=67.32 SCJA=67.32 SRS=1.2285E-2
```




Chapter 4

Using BJT Models

The bipolar-junction transistor (BJT) model is an adaptation of the integral charge control model of Gummel and Poon.

The Avant! BJT model extends the original Gummel-Poon model to include several effects at high bias levels. This model automatically simplifies to the Ebers-Moll model when certain parameters (VAF, VAR, IKF, and IKR) are not specified.

This chapter covers the following topics:

- [Using BJT Models](#)
- [BJT Model Statement](#)
- [BJT Device Equivalent Circuits](#)
- [BJT Model Equations \(NPN and PNP\)](#)
- [Using BJT Capacitance Equations](#)
- [Defining BJT Noise Equations](#)
- [BJT Temperature Compensation Equations](#)
- [BJT Quasi-Saturation Model](#)
- [Converting National Semiconductor Models](#)
- [VBIC Bipolar Transistor Model](#)
- [Level 6 Philips Bipolar Model \(MEXTRAM Level 503\)](#)
- [Level 6 Philips Bipolar Model \(MEXTRAM Level 504\)](#)
- [Level 8 HiCUM Model](#)
- [Level 9 VBIC99 Model](#)
- [Level 10 Phillips MODELLA Bipolar Model](#)
- [Level 11 UCSD HBT Model](#)

Using BJT Models

The BJT model is used to develop BiCMOS, TTL, and ECL circuits. For BiCMOS devices, use the high-current Beta degradation parameters, IKF and IKR, to modify high injection effects. The model parameter SUBS facilitates the modeling of both vertical and lateral geometrics.

Selecting Models

To select a BJT device, use a BJT element and model statement. The element statement uses the name of the simulation device model, to reference the model statement. The following example uses the reference name MOD1. This example uses an NPN model type to describe an NPN transistor.

Example

```
Q3 3 2 5 MOD1 <parameters>
.MODEL MOD1 NPN <parameters>
```

You can specify parameters in both element and model statements. If you specify the same parameter in both an element and a model, then the element parameter (local to the specific instance of the model) always overrides the model parameter (global default for all instances of the model, where the parameter is not defined locally). The model statement specifies the type of device—for example, for a BJT, the device type might be NPN or PNP.

Using Control Options

Control options affecting the BJT model are: DCAP, GRAMP, GMIN, and GMINDC. DCAP selects the equation that determines the BJT capacitances. GRAMP, GMIN, and GMINDC place a conductance in parallel with both the base-emitter and base-collector pn junctions. DCCAP invokes capacitance calculations in DC analysis. The BJT control options follow:

Function	Control Options
Capacitance	DCAP, DCCAP
Conductance	GMIN, GMINDC

You can override global depletion capacitance equation selection that uses the .OPTION DCAP=<val> statement in a BJT model by including DCAP=<val> in the BJTs .MODEL statement.

Convergence

Adding a base, collector, and emitter resistance to the BJT model improves its convergence. The resistors limit the current in the device so that the forward-biased pn junctions are not overdriven.

BJT Model Statement

Syntax

```
.MODEL mname NPN <( > <pname1 = val1> ... < >)
```

or

```
.MODEL mname PNP <pname1 = val1> ...
```

mname Model name. Elements refer to the model by this name.

NPN Identifies an NPN transistor model

pname1 Each BJT model can include several model parameters.

PNP Identifies a PNP transistor model

Example

```
.MODEL t2n2222a NPN
+ ISS= 0.            XTF= 1.            NS = 1.00000
+ CJS= 0.            VJS= 0.50000    PTF= 0.
+ MJS= 0.            EG = 1.10000    AF = 1.
+ ITF= 0.50000      VTF= 1.00000
+ BR = 40.00000      IS = 1.6339e-14 VAF= 103.40529
+ VAR= 17.77498      IKF= 1.00000
+ NE = 1.31919      IKR= 1.00000    ISC= 3.6856e-13
+ NC = 1.10024      IRB= 4.3646e-05 NF = 1.00531
+ NR = 1.00688      RBM= 1.0000e-02 RB = 71.82988
+ RC = 0.42753      RE = 3.0503e-03 MJE= 0.32339
+ MJC= 0.34700      VJE= 0.67373    VJC= 0.47372
+ TF = 9.693e-10    TR = 380.00e-9    CJE= 2.6734e-11
+ CJC= 1.4040e-11   FC = 0.95000    XCJC= 0.94518
```

Using BJT Basic Model Parameters

To permit the use of model parameters from earlier versions of Star-Hspice and Star-Sim, many of the model parameters have aliases, which are included in the model parameter list in [‘Using BJT Basic DC Model Parameters’ on page 4-6](#). The new name is always used on printouts, even if an alias is used in the model statement.

BJT model parameters are divided into several groups. The first group of DC model parameters includes the most basic Ebers-Moll parameters. This model is effective for modeling low-frequency large-signal characteristics.

Low-current Beta degradation effect parameters ISC, ISE, NC, and NE aid in modeling the drop in the observed Beta, caused by the following mechanisms:

- Recombination of carriers in the emitter-base space charge layer
- Recombination of carriers at the surface
- Formation of emitter-base channels

Low base and emitter dopant concentrations, found in some BIMOS type technologies, use the high-current Beta degradation parameters, IKF and IKR.

Use the base-width modulation parameters, that is, early effect parameters VAF and VAR, to model high-gain, narrow-base devices. The model calculates the slope of the I-V curve for the model in the active region with VAF and VAR. If VAF and VAR are not specified, the slope in the active region is zero.

The parasitic resistor parameters RE, RB, and RC are the most frequently used second-order parameters since they replace external resistors. This simplifies the input netlist file. All of the resistances are functions of the BJT multiplier M value. The resistances are divided by M to simulate parallel resistances. The base resistance is also a function of base current, as is often the case in narrow-base technologies.

Transient model parameters for BJTs are composed of two groups: junction capacitor parameters and transit time parameters. The base-emitter junction is modeled by CJE, VJE, and MJE. The base-collector junction capacitance is modeled by CJC, VJC, and MJC. The collector-substrate junction capacitance is modeled by CJS, VJS, and MJS.

TF is the forward transit time for base charge storage. TF can be modified to account for bias, current, and phase, by XTF, VTF, ITF, and PTF. The base charge storage reverse transit time is set by TR. There are several sets of temperature equations for the BJT model parameters that you can select by setting TLEV and TLEVC.

Table 4-1: BJT Model Parameters

DC	BF, BR, IBC, IBE, IS, ISS, NF, NR, NS, VAF, VAR
beta degradation	ISC, ISE, NC, NE, IKF, IKR
geometric	SUBS, BULK
resistor	RB, RBM, RE, RC, IRB
junction capacitor	CJC, CJE, CJS, FC, MJC, MJE, MJS, VJC, VJE, VJS, XCJC
parasitic capacitance	CBCP, CBEP, CCSP
transit time	ITF, PTF, TF, VT, VTF, XTF
noise	KF, AF

Using BJT Basic DC Model Parameters

Table 4-2: DC Parameters for BJT Models (Sheet 1 of 3)

Name (Alias)	Unit	Default	Description
BF (BFM)		100.0	Ideal maximum forward Beta
BR (BRM)		1.0	Ideal maximum reverse Beta
BULK (NSUB)		0.0	Sets the bulk node to a global node name. A substrate terminal node name (ns) in the element statement overrides BULK.

Table 4-2: DC Parameters for BJT Models (Sheet 2 of 3)

Name (Alias)	Unit	Default	Description
IBC	amp	0.0	<p>Reverse saturation current between base and collector. If you specify both IBE and IBC, simulation uses them in place of IS to calculate DC current and conductance; otherwise, the simulator uses IS.</p> $IBC_{eff} = IBC \cdot AREAB \cdot M$ <p>AREAC replaces AREAB, depending on vertical or lateral geometry.</p>
EXPLI	amp	1e15	<p>Current explosion model parameter. The PN junction characteristics above the explosion current area linear, with the slope at the explosion point. This speeds up simulation and improves convergence.</p> $EXPLI_{eff} = EXPLI \cdot AREA_{eff}$
IBE	amp	0.0	<p>Reverse saturation current between base and emitter. If you specify both IBE and IBC, simulation uses them in place of IS to calculate DC current and conductance; otherwise, the simulator uses IS.</p> $IBE_{eff} = IBE \cdot AREA \cdot M$
IS	amp	1.0e-16	<p>Transport saturation current. If you specify both IBE and IBC, simulation uses them in place of IS to calculate DC current and conductance; otherwise, the simulator uses IS.</p> $IS_{eff} = IS \cdot AREA \cdot M$

Table 4-2: DC Parameters for BJT Models (Sheet 3 of 3)

Name (Alias)	Unit	Default	Description
ISS	amp	0.0	Reverse saturation current bulk-to-collector or bulk-to-base, depending on vertical or lateral geometry selection. $SS_{eff} = ISS \cdot AREA \cdot M$
Level		1.0	Model selector
NF		1.0	Forward current emission coefficient
NR		1.0	Reverse current emission coefficient
NS		1.0	Substrate current emission coefficient
SUBS			Substrate connection selector: <ul style="list-style-type: none"> ■ +1 for vertical geometry ■ -1 for lateral geometry ■ default=1 for NPN ■ default=-1 for PNP
UPDATE		0	UPDATE = 1 selects alternate base charge equation

Using Low-Current Beta Degradation Effect Parameters

Table 4-3: Low-Current Beta Degradation Parameters

Name (Alias)	Unit	Default	Description
ISC (C4, JLC)	amp	0.0	Base-collector leakage saturation current. If ISC is greater than 1e-4, then: $ISC = IS \cdot ISC$ otherwise: $ISC_{eff} = ISC \cdot AREAB \cdot M$ AREAC replaces AREAB, depending on vertical or lateral geometry.
ISE (C2, JLE)	amp	0.0	Base-emitter leakage saturation current. If ISE is greater than 1e-4, then: $ISE = IS \cdot ISE$ otherwise: $ISE_{eff} = ISE \cdot AREA \cdot M$
NC (NLC)		2.0	Base-collector leakage emission coefficient
NE (NLE)		1.5	Base-emitter leakage emission coefficient

Using Base Width Modulation Parameters

Table 4-4: Base Width Modulation Parameters

Name (Alias)	Unit	Default	Description
VAF (VA, VBF)	V	0.0	Forward early voltage. Use zero to indicate an infinite value.
VAR (VB, VRB, BV)	V	0.0	Reverse early voltage. Use zero to indicate an infinite value.

Using High-Current Beta Degradation Effect Parameters

Table 4-5: High-Current Beta Degradation Parameters

Name (Alias)	Unit	Default	Description
IKF (IK, JBF)	amp	0.0	Corner for forward Beta high-current roll-off. Use zero to indicate an infinite value. $IKF_{eff} = IKF \cdot AREA \cdot M$
IKR (JBR)	amp	0.0	Corner for reverse Beta high-current roll-off. Use zero to indicate an infinite value. $IKR_{eff} = IKR \cdot AREA \cdot M$
NKF		0.5	Exponent for high-current Beta roll-off.

Using Parasitic Resistance Parameters

Table 4-6: Parasitic Resistance Parameters

Name (Alias)	Unit	Default	Description
IRB (JRB , IOB)	amp	0.0	Base current, where base resistance falls half-way to RBM. Use zero to indicate an infinite value. $IRB_{eff} = IRB \cdot AREA \cdot M$
RB	ohm	0.0	Base resistance $RB_{eff} = RB / (AREA \cdot M)$
RBM	ohm	RB	Minimum high-current base resistance $RBM_{eff} = RBM / (AREA \cdot M)$
RE	ohm	0.0	Emitter resistance $RE_{eff} = RE / (AREA \cdot M)$
RC	ohm	0.0	Collector resistance $RC_{eff} = RC / (AREA \cdot M)$

Using Junction Capacitor Parameters

Table 4-7: Junction Capacitor Parameters

Name (Alias)	Unit	Default	Description
CJC	F	0.0	Base-collector zero-bias depletion capacitance <div> <div>■ Vertical:</div> $CJC_{eff} = CJC \cdot AREAAB \cdot M$ <div>■ Lateral:</div> $CJC_{eff} = CJC \cdot AREAC \cdot M$ </div> if you specify a value other than zero, for ibc and ibe.

Table 4-7: Junction Capacitor Parameters (Continued)

CJE	F	0.0	Base-emitter zero-bias depletion capacitance (vertical and lateral): $CJE_{eff} = CJE \cdot AREA \cdot M$
CJS (CCS, CSUB)	F	0.0	Zero-bias collector substrate capacitance <ul style="list-style-type: none"> ■ Vertical: $CJS_{eff} = CJS \cdot AREAC \cdot M$ ■ Lateral: $CJS_{eff} = CJS \cdot AREAB \cdot M$ If you specify a value other than zero, for ibc and ibe.
FC		0.5	Coefficient for forward bias depletion capacitance formula for DCAP=1 DCAP Default=2 and FC are ignored.
MJC (MC)		0.33	Base-collector junction exponent (grading factor)
MJE (ME)		0.33	Base-emitter junction exponent (grading factor)
MJS (ESUB)		0.5	Substrate junction exponent (grading factor)
VJC (PC)	V	0.75	Base-collector built-in potential
VJE (PE)	V	0.75	Base-emitter built-in potential
VJS (PSUB)	V	0.75	Substrate junction built in potential
XCJC (CDIS)		1.0	Internal base fraction of base-collector depletion capacitance

Using Parasitic Capacitances Parameters

Table 4-8: Parasitic Capacitances Parameters

Name (Alias)	Unit	Default	Description
CBCP	F	0.0	External base-collector constant capacitance $CBCPe_{eff} = CBCP \cdot AREA \cdot M$
CBEP	F	0.0	External base-emitter constant capacitance $CBEPe_{eff} = CBEP \cdot AREA \cdot M$
CCSP	F	0.0	External collector substrate constant capacitance (vertical) or base substrate (lateral) $CCSPe_{eff} = CCSP \cdot AREA \cdot M$

Using Transit Time Parameters

Table 4-9: Transit Time Parameters

Name (Alias)	Unit	Default	Description
ITF (JTf)	amp	0.0	TF high-current parameter $ITFe_{eff} = ITF \cdot AREA \cdot M$
PTF	x	0.0	Frequency multiplier to determine excess phase
TF	s	0.0	Base forward transit time
TR	s	0.0	Base reverse transit time
VTF	V	0.0	TF base-collector voltage dependence coefficient. Zero indicates an infinite value.
XTF		0.0	TF bias dependence coefficient

Using Noise Parameters

Table 4-10: Noise Parameters

Name (Alias)	Unit	Default	Description
AF		1 . 0	Flicker-noise exponent
KF		0 . 0	Flicker-noise coefficient

Using BJT Level=2 Model Parameters

Table 4-11: Level=2 Parameters

Name (Alias)	Unit	Default	Description
BRS		1 . 0	Reverse beta for substrate BJT.
GAMMA		0 . 0	Epitaxial doping factor, $\text{GAMMA} = (2 \cdot n_i / n)^2$ where n is epitaxial impurity concentration
NEPI		1 . 0	Emission coefficient
QCO	Coul	0 . 0	Epitaxial charge factor ■ Vertical: $\text{QCOeff} = \text{QCO} \cdot \text{AREAB} \cdot M$ ■ Lateral: $\text{QCOeff} = \text{QCO} \cdot \text{AREAC} \cdot M$ if you specify a value other than zero, for ibc and ibe.
RC	ohm	0 . 0	Resistance of the epitaxial region under equilibrium conditions $\text{RCeff} = \text{RC} / (\text{AREA} \cdot M)$
VO	V	0 . 0	Carrier velocity saturation voltage. Use zero to indicate an infinite value.

Handling BJT Model Temperature Effects

Several temperature parameters control derating of the BJT model parameters. They include temperature parameters for junction capacitance, Beta degradation (DC), and base modulation (Early effect) among others.

Table 4-12: BJT Temperature Parameters

Function	Parameter
base modulation	TVAF1, TVAF2, TVAR1, TVAR2
capacitor	CTC, CTE, CTS
capacitor potentials	TVJC, TVJE, TVJS
DC	TBF1, TBF2, TBR1, TBR2, TIKF1, TIKF2, TIKR1, TIKR2, TIRB1, TIRB2, TISC1, TISC2, TIS1, TIS2, TISE1, TISE2, TISS1, TISS2, XTB, XTI
emission coefficients	TNC1, TNC2, TNE1, TNE2, TNF1, TNF2, TNR1, TNR2, TNS1, TNS2
energy gap	EG, GAP1, GAP2
equation selectors	TLEV, TLEVC
grading	MJC, MJE, MJS, TMJC1, TMJC2, TMJE1, TMJE2, TMJS1, TMJS2
resistors	TRB1, TRB2, TRC1, TRC2, TRE1, TRE2, TRM1, TRM2
transit time	TTF1, TTF2, TTR1, TTR2

Using Temperature Effect Parameters

Table 4-13: Temperature Effect Parameters (Sheet 1 of 5)

Name (Alias)	Unit	Default	Description
BEX		2.42	VO temperature exponent (Level 2 only).
BEXV		1.90	RC temperature exponent (Level 2 only).
CTC	1/°	0.0	Temperature coefficient for zero-bias base collector capacitance. TLEV=1 enables CTC to override the default temperature compensation.
CTE	1/°	0.0	Temperature coefficient for zero-bias base emitter capacitance. TLEV=1 enables CTE to override the default temperature compensation.
CTS	1/°	0.0	Temperature coefficient for zero-bias substrate capacitance. TLEV=1 enables CTS to override the default temperature compensation.
EG	eV		Energy gap for pn junction for TLEV=0 or 1, default=1.11; for TLEV=2, default=1.16 <ul style="list-style-type: none"> ■ 1.17 - silicon ■ 0.69 - Schottky barrier diode ■ 0.67 - germanium ■ 1.52 - gallium arsenide
GAP1	eV/ °	7.02e-4	First bandgap correction factor (from Sze, alpha term) <ul style="list-style-type: none"> ■ 7.02e-4 - silicon ■ 4.73e-4 - silicon ■ 4.56e-4 - germanium ■ 5.41e-4 - gallium arsenide

Table 4-13: Temperature Effect Parameters (Sheet 2 of 5)

Name (Alias)	Unit	Default	Description
GAP2	x	1108	Second bandgap correction factor (Sze, beta term) <ul style="list-style-type: none"> ■ 1108 - silicon ■ 636 - silicon ■ 210 - germanium ■ 204 - gallium arsenide
MJC (MC)		0.33	Base-collector junction exponent (grading factor).
MJE (ME)		0.33	Base-emitter junction exponent (grading factor).
MJS (ESUB)		0.5	Substrate junction exponent (grading factor).
TBF1	1/°	0.0	First-order temperature coefficient for BF.
TBF2	1/° ²	0.0	Second-order temperature coefficient for BF.
TBR1	1/°	0.0	First-order temperature coefficient for BR.
TBR2	1/° ²	0.0	Second-order temperature coefficient for BR.
TIKF1	1/°	0.0	First-order temperature coefficient for IKF.
TIKF2	1/° ²	0.0	Second-order temperature coefficient for IKF.
TIKR1	1/°	0.0	First-order temperature coefficient for IKR.
TIKR2	1/° ²		Second-order temperature coefficient for IKR.
TIRB1	1/°	0.0	First-order temperature coefficient for IRB.
TIRB2	1/° ²	0.0	Second-order temperature coefficient for IRB.
TISC1	1/°	0.0	First-order temperature coefficient for ISC TLEV=3 enables TISC1.
TISC2	1/° ²	0.0	Second-order temperature coefficient for ISC TLEV=3 enables TISC2.

Table 4-13: Temperature Effect Parameters (Sheet 3 of 5)

Name (Alias)	Unit	Default	Description
TIS1	1/°	0.0	First-order temperature coefficient for IS or IBE and IBC TLEV=3 enables TIS1.
TIS2	1/° ²	0.0	Second-order temperature coefficient for IS or IBE and IBC TLEV=3 enables TIS2.
TISE1	1/°	0.0	First-order temperature coefficient for ISE TLEV=3 enables TISE1.
TISE2	1/° ²	0.0	Second-order temperature coefficient for ISE. TLEV=3 enables TISE2.
TISS1	1/°	0.0	First-order temperature coefficient for ISS TLEV=3 enables TISS1.
TISS2	1/° ²	0.0	Second-order temperature coefficient for ISS TLEV=3 enables TISS2.
TITF1			First-order temperature coefficient for ITF.
TITF2			Second-order temperature coefficient for ITF.
TLEV		1	Temperature equation level selector for BJTs (interacts with TLEV C).
TLEV C		1	Temperature equation level selector: BJTs, junction capacitances, and potentials (interacts with TLEV).
TMJC1	1/°	0.0	First-order temperature coefficient for MJC.
TMJC2	1/° ²	0.0	Second-order temperature coefficient for MJC.
TMJE1	1/°	0.0	First order temperature coefficient for MJE.
TMJE2	1/° ²	0.0	Second-order temperature coefficient for MJE.
TMJS1	1/°	0.0	First-order temperature coefficient for MJS.

Table 4-13: Temperature Effect Parameters (Sheet 4 of 5)

Name (Alias)	Unit	Default	Description
TMJS2	$1/^{\circ}2$	0.0	Second-order temperature coefficient for MJS.
TNC1	$1/^{\circ}$	0.0	First-order temperature coefficient for NC.
TNC2		0.0	Second-order temperature coefficient for NC.
TNE1	$1/^{\circ}$	0.0	First-order temperature coefficient for NE.
TNE2	$1/^{\circ}2$	0.0	Second-order temperature coefficient for NE.
TNF1	$1/^{\circ}$	0.0	First-order temperature coefficient for NF.
TNF2	$1/^{\circ}2$	0.0	Second-order temperature coefficient for NF.
TNR1	$1/^{\circ}$	0.0	First-order temperature coefficient for NR.
TNR2	$1/^{\circ}2$	0.0	Second-order temperature coefficient for NR.
TNS1	$1/^{\circ}$	0.0	First-order temperature coefficient for NS.
TNS2	$1/^{\circ}2$	0.0	Second-order temperature coefficient for NS.
TRB1 (TRB)	$1/^{\circ}$	0.0	First-order temperature coefficient for RB.
TRB2	$1/^{\circ}2$	0.0	Second-order temperature coefficient for RB.
TRC1 (TRC)	$1/^{\circ}$	0.0	First-order temperature coefficient for RC.
TRC2	$1/^{\circ}2$	0.0	Second-order temperature coefficient for RC.
TRE1 (TRE)	$1/^{\circ}$	0.0	First-order temperature coefficient for RE.
TRE2	$1/^{\circ}2$	0.0	Second-order temperature coefficient for RE.
TRM1	$1/^{\circ}$	TRB1	Firs-order temperature coefficient for RBM.
TRM2	$1/^{\circ}2$	TRB2	Second-order temperature coefficient for RBM.

Table 4-13: Temperature Effect Parameters (Sheet 5 of 5)

Name (Alias)	Unit	Default	Description
TTF1	1/°	0 . 0	First-order temperature coefficient for TF.
TTF2	1/° ²	0 . 0	Second-order temperature coefficient for TF.
TTR1	1/°	0 . 0	First-order temperature coefficient for TR.
TTR2	1/° ²	0 . 0	Second-order temperature coefficient for TR.
TVAF1	1/°	0 . 0	First-order temperature coefficient for VAF.
TVAF2	1/° ²	0 . 0	Second-order temperature coefficient for VAF.
TVAR1	1/°	0 . 0	First-order temperature coefficient for VAR.
TVAR2	1/° ²	0 . 0	Second-order temperature coefficient for VAR.
TVJC	V/°	0 . 0	Temperature coefficient for VJC. TLEV=1 or 2 enables TVJC to override the default temperature compensation.
TVJE	V/°	0 . 0	Temperature coefficient for VJE. TLEV=1 or 2 enables TVJE to override the default temperature compensation.
TVJS	V/°	0 . 0	Temperature coefficient for VJS. TLEV=1 or 2 enables TVJS to override the default temperature compensation.
XTB (TBT CB)		0 . 0	Forward and reverse Beta temperature exponent (used with TLEV=0, 1, or 2).
XTI		3 . 0	Saturation current temperature exponent. <ul style="list-style-type: none"> ■ Use XTI=3 . 0 for silicon diffused junction. ■ Set XTI=2 . 0 for Schottky barrier diode.

BJT Device Equivalent Circuits

Scaling

Scaling is controlled by the element parameters AREA, AREAB, AREAC, and M. The AREA parameter, the normalized emitter area, divides all resistors and multiplies all currents and capacitors. AREAB and AREAC scale the size of the base area and collector area. Either AREAB or AREAC is used for scaling, depending on whether vertical or lateral geometry is selected (using the SUBS model parameter). For vertical geometry, AREAB is the scaling factor for IBC, ISC, and CJC. For lateral geometry, AREAC is the scaling factor. The scaling factor is AREA for all other parameters.

The scaling of the DC model parameters (IBE, IS, ISE, IKF, IKR, and IRB) for both vertical and lateral BJT transistors, is determined by the following formula:

$$I_{\text{eff}} = \text{AREA} \cdot M \cdot I$$

where I is either IBE, IS, ISE, IKF, IKR, or IRB.


For both the vertical and lateral, the resistor model parameters, RB, RBM, RE, and RC are scaled by the following equation.

$$R_{\text{eff}} = \frac{R}{\text{AREA} \cdot M}$$

where R is either RB, RBM, RE, or RC.

Understanding the BJT Current Convention

The direction of current flow through the BJT is assumed in the example Figure 4-1. Use either I(Q1) or I1(Q1) syntax to print the collector current. I2(Q1) refers to the base current, I3(Q1) refers to the emitter current, and I4(Q1) refers to the substrate current.

Figure 4-1: BJT Current Convention

Using BJT Equivalent Circuits

In-circuit simulation uses four equivalent circuits to analyze BJTs: DC, transient, AC, and AC noise circuits. The components of these circuits form the basis for all element and model equations. Because these circuits represent the entire BJT during simulation, every effort has been made to demonstrate the relationship between the equivalent circuit and the element/model parameters.

The fundamental components in the equivalent circuit are the base current (i_b) and the collector current (i_c). For noise and AC analyses, the actual i_b and i_c currents are not used. Instead, the partial derivatives of i_b and i_c with respect to the terminal voltages v_{be} and v_{bc} are used. The names for these partial derivatives are:

Reverse Base Conductance

$$g_{\mu} = \left. \frac{\partial i_b}{\partial v_{bc}} \right|_{v_{be} = \text{const.}}$$

Forward Base Conductance

$$g_{\pi} = \left. \frac{\partial i_b}{\partial v_{be}} \right|_{v_{bc} = \text{const.}}$$

Collector Conductance

$$g_o = \left. \frac{\partial i_c}{\partial v_{ce}} \right|_{v_{be} = \text{const.}} = - \left. \frac{\partial i_c}{\partial v_{bc}} \right|_{v_{be} = \text{const.}}$$

Transconductance

$$\begin{aligned} g_m &= \left. \frac{\partial i_c}{\partial v_{be}} \right|_{v_{ce} = \text{const.}} \\ &= \frac{\partial i_c}{\partial v_{be}} + \frac{\partial i_c}{\partial v_{bc}} \\ &= \frac{\partial i_c}{\partial v_{be}} - g_o \end{aligned}$$

The i_b and i_c equations account for all DC effects of the BJT.

Figure 4-2: Lateral Transistor, BJT Transient Analysis






Figure 4-3: Vertical Transistor, BJT Transient Analysis**Figure 4-4: Lateral Transistor, BJT AC Analysis**




Figure 4-5: Vertical Transistor, BJT AC Analysis**Figure 4-6: Lateral Transistor, BJT AC Noise Analysis**

Figure 4-7: Vertical Transistor, BJT AC Noise Analysis**Table 4-14: Equation Variable Names**

Variable	Definitions
cbc	Internal base to collector capacitance
cbcx	External base to collector capacitance
cbe	Internal base to emitter capacitance
csc	Substrate to collector capacitance (vertical transistor only)
cbs	Base to substrate capacitance (lateral transistor only)
f	Frequency
gbc	Reverse base conductance
gbe	Forward base conductance
gm	Transconductance

Table 4-14: Equation Variable Names (*Continued*)

Variable	Definitions
gsc	Substrate to collector conductance (vertical transistor only)
go	Collector conductance
gbs	Base to substrate conductance (lateral transistor only)
ib	External base terminal current
ibc	DC current base to collector
ibe	DC current base to emitter
ic	External collector terminal current
ice	DC current collector to emitter
inb	Base current equivalent noise
inc	Collector current equivalent noise
inrb	Base resistor current equivalent noise
inrc	Collector resistor equivalent noise
inre	Emitter resistor current equivalent noise
ibs	DC current base to substrate (lateral transistor only)
isc	DC current substrate to collector (vertical transistor only)
qb	Normalized base charge
rb	Base resistance
rbb	Short-circuit base resistance
vbs	Internal base substrate voltage
vsc	Internal substrate collector voltage

Table 4-15: Equation Constants

Quantities	Definitions
k	$1.38062\text{e-}23$ (Boltzmann's constant)
q	$1.60212\text{e-}19$ (electron charge)
t	temperature in °Kelvin
Δt	$t - t_{nom}$
t _{nom}	$t_{nom} = 273.15 + T_{NOM}$ in °Kelvin
$v_t(t)$	$k \cdot t/q$
$v_t(t_{mon})$	$k \cdot t_{nom}/q$

BJT Model Equations (NPN and PNP)

This section describes the NPN and PNP BJT models.

Understanding Transistor Geometry in Substrate Diodes

The substrate diode is connected to either the collector or the base depending on whether the transistor has a lateral or vertical geometry. Lateral geometry is implied when the model parameter $SUBS=-1$, and vertical geometry when $SUBS=+1$. The lateral transistor substrate diode is connected to the internal base and the vertical transistor substrate diode is connected to the internal collector. [Figure 4-8](#) and [Figure 4-9](#) show vertical and lateral transistor geometries.

Figure 4-8: Vertical Transistor ($SUBS = +1$)






Figure 4-9: Lateral Transistor (SUBS = -1)

In [Figure 4-10](#), the views from the top demonstrate how IBE is multiplied by either base area, AREAB, or collector area, AREAC.

Figure 4-10: Base, AREAB, Collector, AREAC

Using DC Model Equations

DC model equations are for the DC component of the collector current (i_c) and the base current (i_b).

Current Equations - IS Only

If only IS is specified, without IBE and IBC:

$$i_c = \frac{I_{Seff}}{q_b} \cdot \left(e^{\frac{v_{be}}{N_F \cdot v_t}} - e^{\frac{v_{bc}}{N_R \cdot v_t}} \right) - \frac{I_{Seff}}{B_R} \cdot \left(e^{\frac{v_{bc}}{N_R \cdot v_t}} - 1 \right) - I_{SCeff} \cdot \left(e^{\frac{v_{bc}}{N_C \cdot v_t}} - 1 \right)$$

$$i_b = \frac{I_{Seff}}{B_F} \cdot \left(e^{\frac{v_{be}}{N_F \cdot v_t}} - 1 \right) + \frac{I_{Seff}}{B_R} \cdot \left(e^{\frac{v_{bc}}{N_R \cdot v_t}} - 1 \right) + I_{SEeff} \cdot \left(e^{\frac{v_{be}}{N_E \cdot v_t}} - 1 \right) \\ + I_{SCeff} \cdot \left(e^{\frac{v_{bc}}{N_C \cdot v_t}} - 1 \right)$$

Current Equations - IBE and IBC

If IBE and IBC are specified, instead of IS:

$$i_c = \frac{I_{BEeff}}{q_b} \cdot \left(e^{\frac{v_{be}}{N_F \cdot v_t}} - 1 \right) - \frac{I_{BCeff}}{q_b} \cdot \left(e^{\frac{v_{bc}}{N_R \cdot v_t}} - 1 \right) - \frac{I_{BCeff}}{B_R} \cdot \left(e^{\frac{v_{bc}}{N_R \cdot v_t}} - 1 \right) \\ - I_{SCeff} \cdot \left(e^{\frac{v_{bc}}{N_C \cdot v_t}} - 1 \right)$$

$$I_b = \frac{I_{BEeff}}{BF} \cdot \left(e^{\frac{V_{BE}}{N_F \cdot V_T}} - 1 \right) + \frac{I_{BCeff}}{BR} \cdot \left(e^{\frac{V_{BC}}{N_R \cdot V_T}} - 1 \right) + I_{SEeff} \cdot \left(e^{\frac{V_{BE}}{N_E \cdot V_T}} - 1 \right) \\ + I_{SCeff} \cdot \left(e^{\frac{V_{BC}}{N_C \cdot V_T}} - 1 \right)$$

$$I_{BCeff} = I_{BC} \cdot AREA_{AB} \cdot M \text{ Vertical}$$

$$I_{BCeff} = I_{BC} \cdot AREA_{AC} \cdot M \text{ Lateral}$$

$$I_{BEeff} = I_{BE} \cdot AREA \cdot M \text{ Vertical or Lateral}$$

$$I_{SCeff} = I_{SC} \cdot AREA_{AB} \cdot M \text{ Vertical}$$

$$I_{SCeff} = I_{SC} \cdot AREA_{AC} \cdot M \text{ Lateral}$$

$$I_{SEeff} = I_{SE} \cdot AREA \cdot M \text{ Vertical or Lateral}$$

The last two terms in the expression of the base current represent the components due to recombination in the base-emitter and base collector space charge regions at low injection.

Using Substrate Current Equations

The substrate current is substrate to collector for vertical transistors and substrate to base for lateral transistors.

Vertical Transistors

$$I_{SC} = I_{SSeff} \cdot \left(e^{\frac{V_{SC}}{N_S \cdot V_T}} - 1 \right) \quad V_{SC} > -10 \cdot N_S \cdot V_T$$

$$I_{SC} = -I_{SSeff} \quad V_{SC} \leq -10 \cdot N_S \cdot V_T$$

Lateral Transistors

$$i_{bs} = IS_{eff} \cdot \left(e^{\frac{v_{bs}}{NS \cdot v_t}} - 1 \right) \quad v_{bs} > -10 \cdot NS \cdot v_t$$

$$i_{bs} = -IS_{eff} \quad v_{bs} \leq -10 \cdot NS \cdot v_t$$

If both IBE and IBC are *not* specified:

$$IS_{eff} = ISS \cdot AREA \cdot M$$

If both IBE and IBC are specified:

$$IS_{eff} = ISS \cdot AREAC \cdot M \quad \textit{vertical}$$

$$IS_{eff} = ISS \cdot AREAB \cdot M \quad \textit{lateral}$$

Using Base Charge Equations

VAF and VAR are, respectively, forward and reverse early voltages. IKF and IKR determine the high-current Beta roll-off. ISE, ISC, NE, and NC determine the low-current Beta roll-off with i_c .

If UPDATE=0 or $\frac{v_{bc}}{VAF} + \frac{v_{be}}{VAR} < 0$, then

$$q1 = \frac{1}{\left(1 - \frac{v_{bc}}{VAF} - \frac{v_{be}}{VAR} \right)}$$

Otherwise, if UPDATE=1 and $\frac{v_{bc}}{V_{AF}} + \frac{v_{be}}{V_{AR}} \geq 0$, then

$$q1 = 1 + \frac{v_{bc}}{V_{AF}} + \frac{v_{be}}{V_{AR}}$$

$$q2 = \frac{ISE_{eff}}{IKF_{eff}} \cdot \left(e^{\frac{v_{be}}{N_F \cdot v_t}} - 1 \right) + \frac{ISC_{eff}}{IKR_{eff}} \cdot \left(e^{\frac{v_{bc}}{N_R \cdot v_t}} - 1 \right)$$

$$q_b = \frac{q1}{2} \cdot [1 + (1 + 4 \cdot q2)^{N_{KF}}]$$

Using Variable Base Resistance Equations

A variable base resistance BJT model consists of a low-current maximum resistance (set using RB), and a high-current minimum resistance (set using RBM). IRB is the current when the base resistance is halfway to its minimum value. If RBM is not specified, it is set to RB.

If IRB is not specified:

$$r_{bb} = RB_{Meff} + \frac{RB_{eff} - RB_{Meff}}{q_b}$$

If IRB is specified:

$$r_{bb} = RB_{Meff} + 3 \cdot (RB_{eff} - RB_{Meff}) \cdot \frac{\tan(z) - z}{z \cdot \tan(z) \cdot \tan(z)}$$

$$z = \frac{-1 + [1 + 144 \cdot i_b / (\pi^2 \cdot IRB_{eff})]^{1/2}}{\frac{24}{\pi^2} \cdot \left(\frac{i_b}{IRB_{eff}} \right)^{1/2}}$$

Using BJT Capacitance Equations

This section describes BJT capacitances.

Using Base-Emitter Capacitance Equations

The base-emitter capacitance contains a complex diffusion term with the standard depletion capacitance formula. The diffusion capacitance is modified by model parameters TF, XTF, ITF, and VTF.

Determine the base-emitter capacitance *cbe* by the following formula:

$$cbe = cbediff + cbedep$$

where *cbediff* and *cbedep* are the base-emitter diffusion and depletion capacitances, respectively.

Note: When you run a DC sweep on a BJT, use .OPTIONS DCCAP to force the evaluation of the voltage-variable capacitances during the DC sweep.

Determining Base-Emitter Diffusion Capacitance

Determine diffusion capacitance as follows:

$$ibe \leq 0$$

$$cbediff = \frac{\partial}{\partial v_{be}} \left(TF \cdot \frac{ibe}{q_b} \right)$$

$$ibe > 0$$

$$cbediff = \frac{\partial}{\partial v_{be}} \left[TF \cdot (1 + \operatorname{argtf}) \cdot \frac{ibe}{q_b} \right]$$

where:

$$\text{argtf} = \text{XTF} \cdot \left(\frac{i_{be}}{i_{be} + \text{ITF}} \right)^2 \cdot e^{\frac{v_{bc}}{1.44 \cdot \text{VTF}}}$$

The forward part of the collector-emitter branch current is determined as follows:

$$i_{be} = \text{ISeff} \cdot \left(e^{\frac{v_{be}}{N_F \cdot v_t}} - 1 \right)$$

Determining Base-Emitter Depletion Capacitance

There are two different equations for modeling the depletion capacitance. Select the proper equation by specifying option DCAP in an OPTIONS statement.

DCAP=1

The base-emitter depletion capacitance is determined as follows:

$$\underline{v_{be} < FC \cdot VJE}$$

$$c_{bedep} = \text{CJEeff} \cdot \left(1 - \frac{v_{be}}{VJE} \right)^{-MJE}$$

$$\underline{v_{be} \geq FC \cdot VJE}$$

$$c_{bedep} = \text{CJEeff} \cdot \frac{1 - FC \cdot (1 + MJE) + MJE \cdot \frac{v_{be}}{VJE}}{(1 - FC)^{(1 + MJE)}}$$

DCAP=2

The base-emitter depletion capacitance is determined as follows:

$$\underline{v_{be} < 0}$$

$$c_{bedep} = \text{CJEeff} \cdot \left(1 - \frac{v_{be}}{VJE} \right)^{-MJE}$$

$$\underline{v_{be} \geq 0}$$

$$c_{bedep} = CJE_{eff} \cdot \left(1 + MJE \cdot \frac{v_{be}}{VJE} \right)$$

DCAP=3

Limits peak depletion capacitance to $FC \cdot CJE_{eff}$ or $FC \cdot CJE_{eff}$, with proper fall-off when forward bias exceeds PB ($FC \geq 1$).

Determining Base Collector Capacitance

Determine the base collector capacitance c_{bc} as follows:

$$c_{bc} = c_{bcdiff} + c_{bcddep}$$

where c_{bcdiff} and c_{bcddep} are the base-collector diffusion and depletion capacitances, respectively.

Determining Base Collector Diffusion Capacitance

$$c_{bcdiff} = \frac{\partial}{\partial v_{bc}} (TR \cdot i_{bc})$$

where the internal base-collector current i_{bc} is:

$$i_{bc} = ISEff \cdot \left(e^{\frac{v_{bc}}{NR \cdot vt}} - 1 \right)$$

Determining Base Collector Depletion Capacitance

There are two different equations for modeling the depletion capacitance. Select the proper equation by specifying option DCAP in an .OPTIONS statement.

DCAP=1

Specify DCAP=1 to select one of the following equations:

$$\underline{v_{bc} < FC \cdot V_{JC}}$$

$$c_{bcdep} = XCJC \cdot CJC_{eff} \cdot \left(1 - \frac{v_{bc}}{V_{JC}}\right)^{-MJC}$$

$$\underline{v_{bc} \geq FC \cdot V_{JC}}$$

$$c_{bcdep} = XCJC \cdot CJC_{eff} \cdot \frac{1 - FC \cdot (1 + MJC) + MJC \cdot \frac{v_{bc}}{V_{JC}}}{(1 - FC)^{(1 + MJC)}}$$

DCAP=2

Specify DCAP=2 to select one of the following equations:

$$\underline{v_{bc} < 0}$$

$$c_{bcdep} = XCJC \cdot CJC_{eff} \cdot \left(1 - \frac{v_{bc}}{V_{JC}}\right)^{-MJC}$$

$$\underline{v_{bc} \geq 0}$$

$$c_{bcdep} = XCJC \cdot CJC_{eff} \cdot \left(1 + MJC \cdot \frac{v_{bc}}{V_{JC}}\right)$$

External Base — Internal Collector Junction Capacitance

The base-collector capacitance is modeled as a distributed capacitance when the model parameter XCJC is set. Since the default setting of XCJC is one, the entire base-collector capacitance is on the internal base node cbc.

DCAP=1

Specify DCAP=1 to select one of the following equations:

$$\underline{v_{bcx} < FC \cdot V_{JC}}$$

$$c_{bcx} = CJC_{eff} \cdot (1 - XCJC) \cdot \left(1 - \frac{v_{bcx}}{V_{JC}}\right)^{-MJC}$$

$$\underline{v_{bcx} \geq FC \cdot V_{JC}}$$

$$c_{bcx} = C_{JCeff} \cdot (1 - X_{CJC}) \cdot \frac{1 - FC \cdot (1 + M_{JC}) + M_{JC} \cdot \frac{v_{bcx}}{V_{JC}}}{(1 - FC)^{(1 + M_{JC})}}$$

DCAP=2

Specify DCAP=2 to select one of the following equations:

$$\underline{v_{bcx} < 0}$$

$$c_{bcx} = C_{JCeff} \cdot (1 - X_{CJC}) \cdot \left(1 - \frac{v_{bcx}}{V_{JC}}\right)^{-M_{JC}}$$

$$\underline{v_{bcx} \geq 0}$$

$$c_{bcx} = C_{JCeff} \cdot (1 - X_{CJC}) \cdot \left(1 + M_{JC} \cdot \frac{v_{bcx}}{V_{JC}}\right)$$

where v_{bcx} is the voltage between the external base node and the internal collector node.

Using Substrate Capacitance

The function of substrate capacitance is similar to that of the substrate diode. Switch it from the collector to the base by setting the model parameter, SUBS.

Using Substrate Capacitance Equation — Lateral

Base to Substrate Diode

$$\underline{\text{Reverse Bias } v_{bs} < 0}$$

$$c_{bs} = C_{JSeff} \cdot \left(1 - \frac{v_{bs}}{V_{JS}}\right)^{-M_{JS}}$$

Forward Bias $v_{bs} \geq 0$

$$c_{bs} = CJS_{eff} \cdot \left(1 + MJS \cdot \frac{v_{bs}}{VJS} \right)$$

Using Substrate Capacitance Equation — Vertical***Substrate to Collector Diode*****Reverse Bias $v_{sc} < 0$**

$$c_{sc} = CJS_{eff} \cdot \left(1 - \frac{v_{sc}}{VJS} \right)^{-MJS}$$

Forward Bias $v_{sc} \geq 0$

$$c_{sc} = CJS_{eff} \cdot \left(1 + MJS \cdot \frac{v_{sc}}{VJS} \right)$$

Using Excess Phase Equation

The model parameter, PTF, models excess phase. It is defined as extra degrees of phase delay (introduced by the BJT) at any frequency and is determined by the equation:

$$excess\ phase = \left(2 \cdot \pi \cdot PTF \cdot \frac{TF}{360} \right) \cdot (2 \cdot \pi \cdot f)$$

where f is in Hertz, and you can set PTF and TF. The excess phase is a delay (linear phase) in the transconductance generator for AC analysis. Use it also in transient analysis.

Defining BJT Noise Equations

Equations for modeling BJT thermal, shot, and flicker noise are as follows.

Defining Noise Equations

The mean square short-circuit base resistance noise current equation is:

$$inrb = \left(\frac{4 \cdot k \cdot t}{r_{bb}} \right)^{1/2}$$

The mean square short-circuit collector resistance noise current equation is:

$$inrc = \left(\frac{4 \cdot k \cdot t}{R_{Ceff}} \right)^{1/2}$$

The mean square short-circuit emitter resistance noise current equation is:

$$inre = \left(\frac{4 \cdot k \cdot t}{R_{Eeff}} \right)^{1/2}$$

The noise associated with the base current is composed of two parts: shot noise and flicker noise. Typical values for the flicker noise coefficient, KF, are 1e-17 to 1e-12. They are calculated as:

$$2 \cdot q \cdot f_{knee}$$

where f_{knee} is noise knee frequency (typically 100 Hz to 10 MHz) and q is electron charge.

$$inb^2 = (2 \cdot q \cdot ib) + \left(\frac{KF \cdot ib^{AF}}{f} \right)$$

$$inb^2 = shot\ noise^2 + flicker\ noise^2$$

$$shot\ noise = (2 \cdot q \cdot ib)^{1/2}$$

$$\text{flicker noise} = \left(\frac{KF \cdot ib^{AF}}{f} \right)^{1/2}$$

The noise associated with the collector current is modeled as shot noise only.

$$inc = (2 \cdot q \cdot ic)^{1/2}$$

Noise Summary Printout Definitions

$RB, V^2/Hz$	output thermal noise due to base resistor
$RC, V^2/Hz$	output thermal noise due to collector resistor
$RE, V^2/Hz$	output thermal noise due to emitter resistor
$IB, V^2/Hz$	output shot noise due to base current
$FN, V^2/Hz$	output flicker noise due to base current
$IC, V^2/Hz$	output shot noise due to collector current
$TOT, V^2/Hz$	total output noise: $TOT = RB + RC + RE + IB + IC + FN$

BJT Temperature Compensation Equations

This section describes how to use temperature compensation equations.

Using Energy Gap Temperature Equations

To determine energy gap for temperature compensation, use the equations:

TLEV = 0, 1 or 3

$$\text{egnom} = 1.16 - 7.02\text{e-}4 \cdot \frac{t_{\text{nom}}^2}{t_{\text{nom}} + 1108.0}$$

$$\text{eg}(t) = 1.16 - 7.02\text{e-}4 \cdot \frac{t^2}{t + 1108.0}$$

TLEV=2

$$\text{egnom} = \text{EG} - \text{GAP1} \cdot \frac{t_{\text{nom}}^2}{t_{\text{nom}} + \text{GAP2}}$$

$$\text{eg}(t) = \text{EG} - \text{GAP1} \cdot \frac{t^2}{t + \text{GAP2}}$$

Saturation and Beta Temperature Equations, TLEV=0 or 2

The basic BJT temperature compensation equations for beta and the saturation currents when TLEV=0 or 2 (default is TLEV=0):

$$\text{BF}(t) = \text{BF} \cdot \left(\frac{t}{t_{\text{nom}}} \right)^{\text{XTB}}$$

$$BR(t) = BR \cdot \left(\frac{t}{t_{nom}} \right)^{XTB}$$

$$ISE(t) = \frac{ISE}{\left(\frac{t}{t_{nom}} \right)^{XTB}} \cdot e^{\frac{facI_n}{NE}}$$

$$ISC(t) = \frac{ISC}{\left(\frac{t}{t_{nom}} \right)^{XTB}} \cdot e^{\frac{facI_n}{NC}}$$

$$ISS(t) = \frac{ISS}{\left(\frac{t}{t_{nom}} \right)^{XTB}} \cdot e^{\frac{facI_n}{NS}}$$

The parameter XTB usually should be set to zero for TLEV=2.

$$IS(t) = IS \cdot e^{facI_n}$$

$$IBE(t) = IBE \cdot e^{\frac{facI_n}{NF}}$$

$$IBC(t) = IBC \cdot e^{\frac{facI_n}{NR}}$$

TLEV=0, 1 or 3

$$facI_n = \frac{EG}{vt(t_{nom})} - \frac{EG}{vt(t)} + XTI \cdot \ln\left(\frac{t}{t_{nom}}\right)$$

TLEV=2

$$facI_n = \frac{egnom}{vt(t_{nom})} - \frac{eg(t)}{vt(t)} + XTI \cdot \ln\left(\frac{t}{t_{nom}}\right)$$

Using Saturation and Temperature Equations, TLEV=1

The basic BJT temperature compensation equations for beta and the saturation currents when TLEV=1:

$$BF(t) = BF \cdot (1 + XTB \cdot \Delta t)$$

$$BR(t) = BR \cdot (1 + XTB \cdot \Delta t)$$

$$ISE(t) = \frac{ISE}{1 + XTB \cdot \Delta t} \cdot e^{\frac{facIn}{NE}}$$

$$ISC(t) = \frac{ISC}{1 + XTB \cdot \Delta t} \cdot e^{\frac{facIn}{NC}}$$

$$ISS(t) = \frac{ISS}{1 + XTB \cdot \Delta t} \cdot e^{\frac{facIn}{NS}}$$

$$IS(t) = IS \cdot e^{facIn}$$

$$IBE(t) = IBE \cdot e^{\frac{facIn}{NF}}$$

$$IBC(t) = IBC \cdot e^{\frac{facIn}{NR}}$$

where:

$$facIn = \frac{EG}{vt(tnom)} - \frac{EG}{vt(t)} + XTI \cdot \ln\left(\frac{t}{tnom}\right)$$

TLEV=0, 1, 2

The parameters IKF, IKR, and IRB are also modified as:

$$IKF(t) = IKF \cdot (1 + TIKF1 \cdot \Delta t + TIKF2 \cdot \Delta t^2)$$

$$IKR(t) = IKR \cdot (1 + TIKR1 \cdot \Delta t + TIKR2 \cdot \Delta t^2)$$

$$IRB(t) = IRB \cdot (1 + TIRB1 \cdot \Delta t + TIRB2 \cdot \Delta t^2)$$

Using Saturation Temperature Equations, TLEV=3

The basic BJT temperature compensation equations for the saturation currents when TLEV=3

$$IS(t) = IS^{(1 + TIS1 \cdot \Delta t + TIS2 \cdot \Delta t^2)}$$

$$IBE(t) = IBE^{(1 + TIS1 \cdot \Delta t + TIS2 \cdot \Delta t^2)}$$

$$IBC(t) = IBC^{(1 + TIS1 \cdot \Delta t + TIS2 \cdot \Delta t^2)}$$

$$ISE(t) = ISE^{(1 + TISE1 \cdot \Delta t + TISE2 \cdot \Delta t^2)}$$

$$ISC(t) = ISC^{(1 + TISC1 \cdot \Delta t + TISC2 \cdot \Delta t^2)}$$

$$ISS(t) = ISS^{(1 + TISS1 \cdot \Delta t + TISS2 \cdot \Delta t^2)}$$

The parameters IKF, IKR, and IRB are also modified as:

$$IKF(t) = IKF^{(1 + TIKF1 \cdot \Delta t + TIKF2 \cdot \Delta t^2)}$$

$$IKR(t) = IKR^{(1 + TIKR1 \cdot \Delta t + TIKR2 \cdot \Delta t^2)}$$

$$IRB(t) = IRB^{(1 + TIRB1 \cdot \Delta t + TIRB2 \cdot \Delta t^2)}$$

The following parameters are also modified when corresponding temperature coefficients are specified, regardless of the TLEV value.

$$BF(t) = BF \cdot (1 + TBF1 \cdot \Delta t + TBF2 \cdot \Delta t^2)$$

$$BR(t) = BR \cdot (1 + TBR1 \cdot \Delta t + TBR2 \cdot \Delta t^2)$$

$$VAF(t) = VAF \cdot (1 + TVAF1 \cdot \Delta t + TVAF2 \cdot \Delta t^2)$$

$$VAR(t) = VAR \cdot (1 + TVAR1 \cdot \Delta t + TVAR2 \cdot \Delta t^2)$$

$$ITF(t) = ITF \cdot (1 + TITF1 \cdot \Delta t + TITF2 \cdot \Delta t^2)$$

$$TF(t) = TF \cdot (1 + TTF1 \cdot \Delta t + TTF2 \cdot \Delta t^2)$$

$$TR(t) = TR \cdot (1 + TTR1 \cdot \Delta t + TTR2 \cdot \Delta t^2)$$

$$NF(t) = NF \cdot (1 + TNF1 \cdot \Delta t + TNF2 \cdot \Delta t^2)$$

$$NR(t) = NR \cdot (1 + TNR1 \cdot \Delta t + TNR2 \cdot \Delta t^2)$$

$$NE(t) = NE \cdot (1 + TNE1 \cdot \Delta t + TNE2 \cdot \Delta t^2)$$

$$NC(t) = NC \cdot (1 + TNC1 \cdot \Delta t + TNC2 \cdot \Delta t^2)$$

$$NS(t) = NS \cdot (1 + TNS1 \cdot \Delta t + TNS2 \cdot \Delta t^2)$$

$$MJE(t) = MJE \cdot (1 + TMJE1 \cdot \Delta t + TMJE2 \cdot \Delta t^2)$$

$$MJC(t) = MJC \cdot (1 + TMJC1 \cdot \Delta t + TMJC2 \cdot \Delta t^2)$$

$$MJS(t) = MJS \cdot (1 + TMJS1 \cdot \Delta t + TMJS2 \cdot \Delta t^2)$$

Using Capacitance Temperature Equations

TLEVC=0

$$CJE(t) = CJE \cdot \left[1 + MJE \cdot \left(4.0e-4 \cdot \Delta t - \frac{VJE(t)}{VJE} + 1 \right) \right]$$

$$CJC(t) = CJC \cdot \left[1 + MJC \cdot \left(4.0e-4 \cdot \Delta t - \frac{VJC(t)}{VJC} + 1 \right) \right]$$

$$CJS(t) = CJS \cdot \left[1 + MJS \cdot \left(4.0e-4 \cdot \Delta t - \frac{VJS(t)}{VJS} + 1 \right) \right]$$

where:

$$VJE(t) = VJE \cdot \frac{t}{t_{nom}} - vt(t) \cdot \left[3 \cdot \ln\left(\frac{t}{t_{nom}}\right) + \frac{eg_{nom}}{vt(t_{nom})} - \frac{eg(t)}{vt(t)} \right]$$

$$VJC(t) = VJC \cdot \frac{t}{t_{nom}} - vt(t) \cdot \left[3 \cdot \ln\left(\frac{t}{t_{nom}}\right) + \frac{eg_{nom}}{vt(t_{nom})} - \frac{eg(t)}{vt(t)} \right]$$

$$VJS(t) = VJS \cdot \frac{t}{t_{nom}} - vt(t) \cdot \left[3 \cdot \ln\left(\frac{t}{t_{nom}}\right) + \frac{eg_{nom}}{vt(t_{nom})} - \frac{eg(t)}{vt(t)} \right]$$

TLEVC=1

$$CJE(t) = CJE \cdot (1 + CTE \cdot \Delta t)$$

$$CJC(t) = CJC \cdot (1 + CTC \cdot \Delta t)$$

$$CJS(t) = CJS \cdot (1 + CTS \cdot \Delta t)$$

and built-in potentials determined as:

$$VJE(t) = VJE - TVJE \cdot \Delta t$$

$$VJC(t) = VJC - TVJC \cdot \Delta t$$

$$VJS(t) = VJS - TVJS \cdot \Delta t$$

TLEVC=2

$$CJE(t) = CJE \cdot \left(\frac{VJE}{VJE(t)} \right)^{MJE}$$

$$CJC(t) = CJC \cdot \left(\frac{VJC}{VJC(t)} \right)^{MJC}$$

$$CJS(t) = CJS \cdot \left(\frac{VJS}{VJS(t)} \right)^{MJS}$$

where:

$$VJE(t) = VJE - TVJE \cdot \Delta t$$

$$VJC(t) = VJC - TVJC \cdot \Delta t$$

$$VJS(t) = VJS - TVJS \cdot \Delta t$$

TLEVC=3

$$CJE(t) = CJE \cdot \left(1 - 0.5 \cdot dvjedt \cdot \frac{\Delta t}{VJE} \right)$$

$$CJC(t) = CJC \cdot \left(1 - 0.5 \cdot dvjcdt \cdot \frac{\Delta t}{VJC} \right)$$

$$CJS(t) = CJS \cdot \left(1 - 0.5 \cdot dvjsdt \cdot \frac{\Delta t}{VJS} \right)$$

$$VJE(t) = VJE + dvjedt \cdot \Delta t$$

$$VJC(t) = VJC + dvjcdt \cdot \Delta t$$

$$VJS(t) = VJS + dvjsdt \cdot \Delta t$$

where TLEV= 0, 1, or 3

$$dvjedt = - \frac{egnom + 3 \cdot vt(tnom) + (1.16 - egnom) \cdot \left(2 - \frac{tnom}{tnom + 1108}\right) - VJE}{tnom}$$

$$dvjcdt = - \frac{egnom + 3 \cdot vt(tnom) + (1.16 - egnom) \cdot \left(2 - \frac{tnom}{tnom + 1108}\right) - VJC}{tnom}$$

$$dvjsdt = - \frac{egnom + 3 \cdot vt(tnom) + (1.16 - egnom) \cdot \left(2 - \frac{tnom}{tnom + 1108}\right) - VJS}{tnom}$$

and TLEV=2

$$dvjedt = - \frac{egnom + 3 \cdot vt(tnom) + (EG - egnom) \cdot \left(2 - \frac{tnom}{tnom + GAP2}\right) - VJE}{tnom}$$

$$dvjcdt = - \frac{egnom + 3 \cdot vt(tnom) + (EG - egnom) \cdot \left(2 - \frac{tnom}{tnom + GAP2}\right) - VJC}{tnom}$$

$$dvjsdt = - \frac{egnom + 3 \cdot vt(tnom) + (EG - egnom) \cdot \left(2 - \frac{tnom}{tnom + GAP2}\right) - VJS}{tnom}$$

Parasitic Resistor Temperature Equations

The parasitic resistors, as a function of temperature regardless of TLEV value, are determined as:

$$RE(t) = RE \cdot (1 + TRE1 \cdot \Delta t + TRE2 \cdot \Delta t^2)$$

$$RB(t) = RB \cdot (1 + TRB1 \cdot \Delta t + TRB2 \cdot \Delta t^2)$$

$$RBM(t) = RBM \cdot (1 + TRM1 \cdot \Delta t + TRM2 \cdot \Delta t^2)$$

$$RC(t) = RC \cdot (1 + TRC1 \cdot \Delta t + TRC2 \cdot \Delta t^2)$$

Using BJT Level=2 Temperature Equations

The model parameters of BJT Level 2 model are modified for temperature compensation as:

$$\text{GAMMA}(t) = \text{GAMMA} \cdot e^{(\text{fac} \ln t)}$$

$$\text{RC}(t) = \text{RC} \cdot \left(\frac{t}{t_{\text{nom}}} \right)^{\text{BEX}}$$

$$\text{VO}(t) = \text{VO} \cdot \left(\frac{t}{t_{\text{nom}}} \right)^{\text{BEXV}}$$

BJT Quasi-Saturation Model

Use the BJT quasi-saturation model (Level=2), an extension of the Gummel-Poon model (Level 1 model), to model bipolar junction transistors that exhibit quasi-saturation or base push-out effects. When a device with lightly doped collector regions operates at high injection levels, the internal base-collector junction is forward biased, while the external base-collector junction is reversed biased; DC current gain and the unity gain frequency f_T falls sharply. Such an operation regime is referred to as quasi-saturation, and its effects have been included in this model.

Figure 4-11 show the additional elements of the Level 2 model. The current source I_{epi} and charge storage elements C_i and C_x model the quasi-saturation effects. The parasitic substrate bipolar transistor is also included in the vertical transistor by the diode D and current source I_{bs} .

Figure 4-11: Vertical npn Bipolar Transistor (SUBS=+1)





Figure 4-12: Lateral npn Bipolar Transistor (SUBS=-1)



Using Epitaxial Current Source Iepi

The epitaxial current value, Iepi, is determined by the equation:

$$I_{epi} = \frac{k_i - k_x - \ln\left(\frac{1 + k_i}{1 + k_x}\right) + \frac{v_{bc} - v_{bcx}}{NEPI \cdot v_t}}{\left(\frac{RC_{eff}}{NEPI \cdot v_t}\right) \cdot \left(1 + \frac{|v_{bc} - v_{bcx}|}{V_O}\right)}$$

where:

$$k_i = [1 + GAMMA \cdot e^{v_{bc}/(NEPI \cdot v_t)}]^{1/2}$$

$$k_x = [1 + GAMMA \cdot e^{v_{bcx}/(NEPI \cdot v_t)}]^{1/2}$$

In special cases when the model parameter GAMMA is set to zero, k_i and k_x become one and,

$$I_{epi} = \frac{v_{bc} - v_{bcx}}{RC_{eff} \cdot \left(1 + \frac{|v_{bc} - v_{bcx}|}{V_O}\right)}$$

Epitaxial Charge Storage Elements Ci and Cx

The epitaxial charges are determined by:

$$q_i = QCO_{eff} \cdot \left(k_i - 1 - \frac{GAMMA}{2}\right)$$

and:

$$q_x = QCO_{eff} \cdot \left(k_x - 1 - \frac{GAMMA}{2}\right)$$

The corresponding capacitances are calculated as:

$$C_i = \frac{\partial}{\partial v_{bc}}(q_i) = \left(\frac{\text{GAMMA} \cdot \text{QCOeff}}{2 \cdot \text{NEPI} \cdot v_t \cdot k_x} \right) \cdot e^{v_{bc} / (\text{NEPI} \cdot v_t)}$$


and:

$$C_x = \frac{\partial}{\partial v_{bcx}}(q_x) = \left(\frac{\text{GAMMA} \cdot \text{QCOeff}}{2 \cdot \text{NEPI} \cdot v_t \cdot k_x} \right) \cdot e^{v_{bcx} / (\text{NEPI} \cdot v_t)}$$

In the special case where GAMMA=0 the Ci and Cx become zero.

Example

```
*quasisat.sp comparison of bjt Level1 and Level2
*model
.options nomod relv=.001 reli=.001 absv=.1u absi=1p
.options post
q11 10 11 0 mod1
q12 10 12 0 mod2
q21 10 21 0 mod1
q22 10 22 0 mod2
q31 10 31 0 mod1
q32 10 32 0 mod2
vcc 10 0 .7
i11 0 11 15u
i12 0 12 15u
i21 0 21 30u
i22 0 22 30u
i31 0 31 50u
i32 0 32 50u
.dc vcc 0 3 .1
.print dc vce=par('v(10)') i(q11) i(q12) i(q21)
+ i(q22) i(q31) i(q32)
*.graph dc i(q11) i(q12) i(q21) i(q22)
*.graph dc i(q11) i(q12)
.MODEL MOD1 NPN IS=4.0E-16 BF=75 VAF=75
+ Level=1 rc=500 SUBS=+1
.MODEL MOD2 NPN IS=4.0E-16 BF=75 VAF=75
+ Level=2 rc=500 vo=1 qco=1e-10
+ gamma=1e-9 SUBS=+1
.end
```

Figure 4-13: Comparing BJT Level 1 and Level 2 Models

Converting National Semiconductor Models

National Semiconductor's SNAP circuit simulator has a scaled BJT model that is not the same as the Avant! BJT models. To use this model, make the following changes.

For a subcircuit that consists of the scaled BJT model, the subcircuit name must be the same as the name of the model. Inside the subcircuit there is a .PARAM statement that specifies the scaled BJT model parameter values. Put a scaled BJT model inside the subcircuit, then change the “.MODEL mname mtype” statement to a .PARAM statement. Ensure that each parameter in the .MODEL statement within the subcircuit has a value in the .PARAM statement.

Defining Scaled BJT Subcircuits

The following subcircuit definition converts the National Semiconductor scaled BJT model to a form usable in Avant! in-circuit simulators. The .PARAM parameter inside the .SUBCKT represents the .MODEL parameter in the National circuit simulator. Therefore, replace the “.MODEL mname” statement with a .PARAM statement. Change the model name to SBJT.

Note: All parameters used in the following model must have a value that comes either from a .PARAM statement or the subcircuit call.

Example

```
.SUBCKT SBJT NC NB NE SF=1 SCBC=1 SCBE=1 SCCS=1 SIES=1 SICS=1
+ SRB=1 SRC=1 SRE=1 SIC=0 SVCE=0 SBET=1
Q NC NB NE SBJT IC=SIC VCE=SVCE
.PARAM IES=1 10E-18 ICS=5.77E-18 NE=1.02 NC=1.03
+ ME=3.61 MC=1.24 EG=1.12 NSUB=0
+ CJE=1E-15 CJC=1E-15 CSUB=1E-15 EXE=0.501
+ EXC=0.222 ESUB=0.709 PE=1.16 PC=0.37
+ PSUB=0.698 RE=75 RC=0.0 RB=1.0
+ TRE=2E-3 TRC=6E-3 TRB=1.9E-3 VA=25
+ FTF=2.8E9 FTR=40E6 BR=1.5 TCB=5.3E-3
```

```

+ TCB2=1.6E-6 BF1=9.93 BF2=45.7 BF3=55.1
+ BF4=56.5 BF5=53.5 BF6=33.8
+ IBF1=4.8P IBF2=1.57N IBF3=74N
+ IBF4=3.13U IBF5=64.2U IBF6=516U
*

.MODEL SBJT NPN
+ IBE='IES*SF*SIES' IBC='ICS*SF*SICS'
+ CJE='CJE*SF*SCBE' CJC='CJC*SF*SCBC'
+ CJS='CSUB*SF*SCCS' RB='RB*SRB/SF'
+ RC='RC*SRC/SF' RE='RE*SRE/SF'
+ TF='1/(6.28*FTF)' TR='1/(6.28*FTR)'
+ MJE=EXE MJC=EXC
+ MJS=ESUB VJE=PE
+ VJC=PC VJS=PSUB
+ NF=NE NR=NC
+ EG=EG BR=BR VAF=VA
+ TRE1=TRE TRC1=TRC TRB1=TRB
+ TBF1=TCB TBF2=TCB2
+ BF0=BF1 IB0=IBF1
+ BF1=BF2 IB1=IBF2
+ BF2=BF3 IB2=IBF3
+ BF3=BF4 IB3=IBF4
+ BF4=BF5 IB4=IBF5
+ BF5=BF6 IB5=IBF6
+ NSUB=0 sbet=sbet
+ TLEV=1 TLEVC=1
+ XTIR='MC*NC' XTI='ME*NE'
.ENDS SBJT

```

The BJT statement is replaced by:

```

XQ1 1046 1047 8 SBJT SIES=25.5 SICS=25.5 SRC=3.92157E-2
+ SRE=3.92157E-2 SBET=3.92157E-2 SRB=4.8823E+2 SCBE=94.5234
+ SCBC=41.3745 SCCS=75.1679 SIC=1M SVCE=1

```

VBIC Bipolar Transistor Model

The VBIC (Vertical Bipolar Inter-Company) model is a bipolar transistor model. You can use VBIC by specifying parameter Level=4 for the bipolar transistor model.

VBIC addresses many problems of the Gummel-Poon model:

- More accurate modeling of Early effect
- Parasitic substrate transistor
- Modulation of collector resistance
- Avalanche multiplication in collector junction, parasitic capacitances of base-emitter overlap in double poly BJTs, and self heating.

Understanding the History of VBIC

VBIC was developed by engineers at several companies. The detailed equations¹ for all elements are given in the referenced publication. Recent information and source code can be found on the web site:

```
http://www-sm.rz.fht-esslingen.de/institute/iafgp/neu/VBIC/
index.html
```

The Avant! implementation is compliant to standard VBIC. Self-heating and excess phases have been implemented or enabled in this version 2001.4


The large signal equivalent circuit for VBIC is shown in [Figure 4-14](#). Capacitors CBCO, CBEO and resistors RCX, RBX, RE, and RS are linear elements, all other elements of the equivalent circuit are nonlinear.

¹C. McAndrew, J. Seitchik, D. Bowers, M. Dunn, M. Foisy, I. Getreu, M. McSwain, S. Moinian, J. Parker, D. Roulston, M. Schroter, P. van Wijnen, and L. Wagner, "VBIC95: The vertical bipolar intercompany model," *IEEE Journal of Solid State Circuits*, vol.31, p.1476-1483, 1996.

VBIC Parameters

Table 4-16 on page 4-64 lists the parameters for the model that you can set. Table 4-16 also contains the default values for the parameters. The same parameter names are used in the table and the previous referenced publication.

Figure 4-14: Transient Analysis



If values of parameters given by the user are beyond their ranges, those parameters will be reset to new values and warnings will be printed unless the option NOWARN is set.

Noise Analysis

The following sources of noise are taken into account:

- The thermal noise of resistors RBX, RCX, RE, RS, RBP, RCI, RBI
- Shot noise of currents IBE, IBEP, ICC, ICCP
- Flicker noise due to currents IBE, IBEP

The noise due to IBEX and IGC is not included in this preliminary version (nor in the standard VBIC), but will be included in the next release.

Accounting for Self-heating and excess phase

After self-heating effect is accounted for, the device element syntax becomes:

```
Qxxx nc nb ne <ns> <nT> mname <regular parameters> <tnodeout>
```

where nT is the node for temperature. If this node is given, but ns is not given, the flag “tnodeout” must be specified to indicate the fourth node is temperature node instead of substrate node. To turn on self-heating, in addition to giving the T node, the Rth model parameter must be not zero in the model card.

Excess phase has only effects on ac and transient characteristics analysis. To turn on this effect, the model parameter TD must be non-zero. But for transient analysis, to turn on excess phase is not recommended due to model’s convergence very sensitive to TD value.

Example

Example with no self-heating effect.

Usage:

```
Q1 21 22 22 22 VBIC <parameters>
.MODEL VBIC NPN <parameters>
```

Complete netlist:

```
*VBIC example, DC analysis
.OPTIONS NODE POST NOPAGE
.WIDTH OUT=80
.DC QVcolem 0 5 0.1 SWEEP QVbasem 0.7 0.86 0.05
.TEMP -20.0 +25. +100.
.PRINT DC I1(Q1) I2(Q1) I3(Q1) I4(Q1)
.PRINT DC V(102) V(202)
```

```

Vbas 101 0 QVbasem
Vcol 102 0 QVcolem
Vsub 104 0 0.
Vemi 103 0 0.
R1 101 201 10
R2 102 202 10
R4 104 204 10
R3 103 203 10
Q1 202 201 203 204 VBIC_EXAMPLE
.model VBIC_EXAMPLE npn Level=4
+ afn=1 ajc=-0.5 aje=0.5 ajs=0.5
+ avc1=0 avc2=0 bfn=1 cbco=0 cbeo=0 cjc=2e-14
+ cjcpc=4e-13 cje=1e-13 cjep=1e-13 cth=0
+ ea=1.12 eaic=1.12 eaie=1.12 eais=1.12 eanc=1.12
+ eane=1.12 eans=1.12 fc=0.9 gamm=2e-11 hrcf=2
+ ibci=2e-17 ibcip=0 ibcn=5e-15 ibcnp=0
+ ibei=1e-18 ibeip=0 iben=5e-15 ibenp=0
+ ikf=2e-3 ikp=2e-4 ikr=2e-4 is=1e-16 isp=1e-15 itf=8e-2
+ kfn=0 mc=0.33 me=0.33 ms=0.33
+ nci=1 ncip=1 ncn=2 ncnp=2 nei=1 nen=2
+ nf=1 nfp=1 nr=1 pc=0.75 pe=0.75 ps=0.75 qco=1e-12 qtf=0
+ rbi=4 rbp=4 rbx=1 rci=6 rcx=1 re=0.2 rs=2
+ rth=300 tavg=0 td=2e-11 tf=10e-12 tnf=0 tr=100e-12
+ tnom=25 tref=25 vef=10 ver=4 vo=2
+ vtf=0 wbe=1 wsp=1
+ xii=3 xin=3 xis=3 xrb=0 xrc=0 xre=0 xrs=0 xtf=20 xvo=0
*.END

```

Example with self-heating effects.

```

*# VERSION: 99.4
.option absmos=1e-12 relmos=1e-6 relv=1e-6 absv=1e-9
vc c 0 0
vb b 0 0
ve e 0 0
vs s 0 0
vc1 c1 c 0
vb1 b1 b 0
ve1 e1 e 0
vs1 s1 s 0
*vt t 0 1meg
.temp 27
Q1 c1 b1 e1 s1 t mod1 area=1 tnodeout

```

```

.model mod1 npn Level=4
+ Tnom=27 RCX=10 RCI=60 VO=2 GAMM=2.e-11
+ HRCF=2 RBX=10 RBI=40 RE=2
+ RS=20 RBP=40 IS=1e-16 NF=1.00000e+00
+ NR=1.00000e+00 FC=9.00000e-01 CBEO=0
+ CJE=1.e-13 PE=0.75 ME=0.33
+ AJE=-5.00000e-01 CBCO=0 CJC=2e-14
+ QCO=1e-12 CJEP=1e-13 PC=7.50000e-01
+ MC=3.30000e-01 AJC=-5.00000e-01 CJCP=4e-13
+ PS=7.50000e-01 MS=3.30000e-01 AJS=-5.00000e-01
+ IBEI=1e-18 WBE=1.00000 NEI=1.00000e+00
+ IBEN=5e-15 NEN=2.00000e+00 IBCI=2e-17
+ NCI=1.00000e+00 IBCN=5e-15 NCN=2.00000e+00
+ AVC1=2 AVC2=15 ISP=1e-15
+ WSP=1.000e+00 NFP=1.00000e+00 IBEIP=0
+ IBENP=0 IBCIP=0 NCIP=1.00000e+00
+ IBCNP=0 NCNP=2.00000e+00 VEF=10
+ VER=4 IKF=0.002 IKR=0.0002 IKP=0.0002
+ TF=1.e-11 QTF=0 XTF=20
+ VTF=0 ITF=0.08 TR=1e-10
+ KFN=0 AFN=1.0e+00
+ BFN=1.0000e+00 XRE=0 XRB=0
+ XRC=0 XRS=0 XVO=0
+ EA=1.12000e+00 EAIE=1.12000e+00
+ EANE=1.12000e+00 EANC=1.12000e+00
+ EANS=1.12000e+00 XIS=3.00000e+00
+ XII=3.00000e+00 XIN=3.00000e+00
+ TNF=0 TAVC=0
+ RTH=300 CTH=0
+ TD=0
*+ TD=2.e-11
.dc vc 0.0 5.0001 0.05 vb 0.7 1.0001 0.05
.print i(vc) i(vb) v(t)
.end

```

where v(t) prints the device temperature, using the T node.

Table 4-16: Default Model Parameters for BJT, Level 4 (Sheet 1 of 5)

Name (Alias)	Unit	Default	Description
AFN		1	Flicker noise exponent for current
AJC		-0.5	Base-collector capacitance switching parameter
AJE		-0.5	Base-emitter capacitance switching parameter
AJS		-0.5	Substrate-collector capacitance switching parameter
AVC1	V ⁻¹	0	Base-collector weak avalanche parameter 1
AVC2	V ⁻¹	0	Base-collector weak avalanche parameter 2
BFN		1	Flicker noise exponent for 1/f dependence
CBCO (CBC0)	F	0	Extrinsic base-collector overlap capacitance
CBEO (CBE0)	F	0	Extrinsic base-emitter overlap capacitance
CJC	F	0	Base-collector intrinsic zero bias capacitance
CJCP	F	0	Substrate-collector zero bias capacitance
CJE	F	0	Base-emitter zero bias capacitance
CJEP	F	0	Base-collector extrinsic zero bias capacitance
CTH	J/K	0	Thermal capacitance
EA	eV	1.12	Activation energy for IS
EAIC	eV	1.12	Activation energy for IBCI / IBEIP
EAIE	eV	1.12	Activation energy for IBEI
EAIS	eV	1.12	Activation energy for IBCIP
EANC	eV	1.12	Activation energy for IBCN / IBENP
EANE	eV	1.12	Activation energy for IBEN

Table 4-16: Default Model Parameters for BJT, Level 4 (Sheet 2 of 5)

Name (Alias)	Unit	Default	Description
EANS	eV	1.12	Activation energy for IBCNP
FC		0.9	Forward bias depletion capacitance limit
GAMM		0	Epi doping parameter
HRCF		1	High-current RC factor
IBCI	A	1e-16	Ideal base-collector saturation current
IBCIP	A	0	Ideal parasitic base-collector saturation current
IBCN	A	1e-15	Non-ideal base-collector saturation current
IBCNP	A	0	Non-ideal parasitic base-collector saturation current
IBEI	A	1e-18	Ideal base-emitter saturation current
IBEIP	A	0	Ideal parasitic base-emitter saturation current
IBEN	A	1e-15	Non-ideal base-emitter saturation current
IBENP	A	0	Non-ideal parasitic base-emitter saturation current
IKF	A	2e-3	Forward knee current
IKP	A	2e-4	Parasitic knee current
IKR	A	2e-4	Reverse knee current
IS	A	1e-16	Transport saturation current
ISP	A	1e-16	Parasitic transport saturation current
ITF	A	1e-3	Coefficient of TF dependence in Ic
KFN		0	Base-emitter flicker noise constant
MC		0.33	Base-collector grading coefficient

Table 4-16: Default Model Parameters for BJT, Level 4 (Sheet 3 of 5)

Name (Alias)	Unit	Default	Description
ME		0.33	Base-emitter grading coefficient
MS		0.33	Substrate-collector grading coefficient
NCI		1	Ideal base-collector emission coefficient
NCIP		1	Ideal parasitic base-collector emission coefficient
NCN		2	Non-ideal base-collector emission coefficient
NCNP		2	Non-ideal parasitic base-collector emission coefficient
NEI		1	Ideal base-emitter emission coefficient
NEN		2	Non-ideal base-emitter emission coefficient
NF		1	Forward emission coefficient
NFP		1	Parasitic forward emission coefficient
NR		1	Reverse emission coefficient
PC	V	0.75	Base-collector built-in potential
PE	V	0.75	Base-emitter built-in potential
PS	V	0.75	Substrate-collector built-in potential
QCO (QC0)	C	0	Epi charge parameter
QTF		0	Variation of TF with base-width modulation
RBI	Ohm	1e-1	Intrinsic base resistance
RBP	Ohm	1e-1	Parasitic base resistance
RBX	Ohm	1e-1	Extrinsic base resistance
RCI	Ohm	1e-1	Intrinsic collector resistance

Table 4-16: Default Model Parameters for BJT, Level 4 (Sheet 4 of 5)

Name (Alias)	Unit	Default	Description
RCX	Ohm	1e-1	Extrinsic collector resistance
RE	Ohm	1e-1	Emitter resistance
RS	Ohm	1e-1	Substrate resistance
RTH	K/W	0	Thermal resistance
TAVC	1/K	0	Temperature coefficient of AVC2
TD	s	0	Forward excess-phase delay time
TF	s	1e-11	Forward transit time
TNF	1/K	0	Temperature coefficient of NF
TR	s	1e-11	Reverse transit time
TREF (TNOM)	°C	27	Nominal measurement temperature of parameters (do not use TNOM alias)
VEF	V	0	Forward Early voltage
VER	V	0	Reverse Early voltage
VO (V0)	V	0	Epi drift saturation voltage
VTF	V	0	Coefficient of TF dependence on Vbc
WBE		1	Portion of IBEI from Vbei, 1-WBE from Vbex
WSP		1	Portion of ICCP from Vbep, 1-WSP from Vbci
XII		3	Temperature exponent of IBEI / IBCI / IBEIP / IBCIP
XIN		3	Temperature exponent of IBEN / IBCN / IBENP / IBCNP
XIS		3	Temperature exponent of IS

Table 4-16: Default Model Parameters for BJT, Level 4 (Sheet 5 of 5)

Name (Alias)	Unit	Default	Description
XRB		1	Temperature exponent of base resistance
XRC		1	Temperature exponent of collector resistance
XRE		1	Temperature exponent of emitter resistance
XRS		1	Temperature exponent of substrate resistance
XTF		0	Coefficient of TF bias dependence
XVO (XV0)		0	Temperature exponent of VO

Notes on Using VBIC

1. Set Level=4 to identify the model as a VBIC bipolar junction transistor.
2. The Level 4 model does not scale with any area terms, and does not yet scale with M.
3. Setting these parameters to zero infers a value of infinity: HRCF, IKF, IKP, IKR, ITF, VEF, VER, VO, VTF.
4. Parameters CBC0, CBE0, QC0, TNOM, V0, and XV0 are aliases for CBCO, CBEO, QCO, TREF, VO, and XVO, respectively. Avant! discourages use of TNOM as a model parameter name, as it is used as the name of the default room temperature.
5. The default room temperature is 25 degrees in Avant! in-circuit simulation, but is 27 in some other simulators. If the VBIC bipolar junction transistor model parameters are specified at 27 degrees, TREF=27 should be added to the model, so that the model parameters will be interpreted correctly. It is a matter of choice whether you set the nominal simulation temperature to 27, by adding .OPTION TNOM=27 to the netlist. Do this when testing Avant! in-circuit simulators, versus other simulators that use 27 as the default room temperature.
6. Pole-zero simulation of this model is not supported.
7. For this version of implementation, all seven internal resistors should have values greater than or equal to $1.0e^{-3}$. Values smaller than this will be reassigned a value of $1.0e^{-3}$.

Level 6 Philips Bipolar Model (MEXTRAM Level 503)

The Philips bipolar model (MEXTRAM Level 503) is the BJT Level 6 model. The MEXTRAM covers several effects that are not included in, e.g., the original Gummel-Poon model. These effects include:

- Temperature
- Charge storage
- Substrate
- Parasitic PNP
- High-injection
- Built-in electric field in base region
- Bias-dependent Early effect
- Low-level, non-ideal base currents
- Hard- and quasi-saturation
- Weak avalanche
- Hot carrier effects in the collector epilayer
- Explicit modeling of inactive regions
- Split base-collector depletion capacitance
- Current crowding and conductivity modulation for base resistance
- First order approximation of distributed high frequency effects in the intrinsic base (high frequency current crowding and excess phase shift)

The description for this model can be found at “http://www-us.semiconductors.com/Philips_Models/”.

Level 6 Element Syntax

General Form Qxxx nc nb ne <ns> mname <AREA=val>
 + <OFF<VBE=val><VCE=val> <M=val>
 + <DTEMP=val>

where the angle brackets indicate optional parameters.

The arguments are as follows:

Qxxx	BJT element name. Must begin with Q, which can be followed by up to 1023 alphanumeric characters.
nc	Collector terminal node name or number.
nb	Base node name or number.
ne	Emitter terminal node name or number.
ns	Substrate node name or number.
mname	BJT model name reference.
AREA	The normalized emitter area.
OFF	Sets initial condition to OFF for this element in DC analysis.
VBE	Initial internal base to emitter voltage.
VCE	Initial internal collector to emitter voltage.
M	Multiplier to simulate multiple BJTs in parallel.
DTEMP	The difference between element and circuit temperature.

Level 6 Model Parameters

The following tables describe MEXTRAM as Level 6 model parameters including parameters name, descriptions, units, default values and notes.

Table 4-17: Flags

Parameter	Unit	Default	Description
Level	-	-	Level 6 for MEXTRAM
EXAVL	-	0	Flag for extended modeling of avalanche currents
EXMOD	-	0	Flag for extended modeling of the reverse current gain
EXPFI	-	1	Flag for distributed high frequency effects

Table 4-18: Basic Parameters (Sheet 1 of 4)

Parameter	Unit	Default	Description
TREF	°C	0.0	Model nominal temperature
IS	A	5.E-17	Collector-emitter saturation current
BF	A	140.0	Ideal forward current gain
XIBI	-	0.0	Fraction of ideal base current that belongs to the sidewall
IBF	A	2.0E-14	Saturation current of the non-ideal forward base current
VLF	V	0.5	Cross-over voltage of the non-ideal forward base current
IK	A	15.E-3	High-injection knee current
BRI	-	16.0	Ideal reverse current gain
IBR	A	8.0e-15	Saturation current of the non-ideal reverse base current

Table 4-18: Basic Parameters (Sheet 2 of 4)

Parameter	Unit	Default	Description
VLR	V	0.5	Cross-over voltage of the non-ideal reverse base current
XEXT	-	0.5	Part of I_{EX} , Q_{EX} , Q_{TEX} , and I_{SUB} that depends on the base-collector voltage V_{BC1}
QBO	C	1.2×10^{-12}	Base charge at zero bias
ETA	-	4.0	Factor of the built-in field of the base
AVL	-	50.	Weak avalanche parameter
EFI	-	0.7	Electric field intercept (with $EXAVL=1$)
IHC	A	3×10^{-3}	Critical current for hot carriers
RCC	ohm	25.	Constant part of the collector resistance
RCV	ohm	750.	Resistance of the unmodulated epilayer
SCRCV	ohm	1000.0	Space charge resistance of the epilayer
SFH	-	0.6	Current spreading factor epilayer
RBC	ohm	50.	Constant part of the base resistance
RBV	ohm	100.	Variable part of the base resistance at zero bias
RE	ohm	2.0	Emitter series resistance
TAUNE	s	3×10^{-10}	Minimum delay time of neutral and emitter charge
MTAU	-	1.18	Non-ideality factor of the neutral and emitter charge

Table 4-18: Basic Parameters (Sheet 3 of 4)

Parameter	Unit	Default	Description
CJE	F	2.5e-13	Zero bias collector-base depletion capacitance
VDE	V	0.9	Emitter-base diffusion voltage
PE	-	0.33	Emitter-base grading coefficient
XCJE	F	0.5	Fraction of the emitter-base depletion capacitance that belongs to the sidewall
CJC	F	1.3e-13	Zero bias collector-base depletion capacitance
VDC	V	0.6	Collector-base diffusion voltage
PC	-	0.4	Collector-base grading coefficient variable part
XP	F	0.2	Constant part of CJC
MC	-	0.5	Collector current modulation coefficient
XCJC	-	0.1	Fraction of the collector-base depletion capacitance under the emitter area
VGE	V	1.01	Band-gap voltage of the emitter
VGB	V	1.18	Band-gap voltage of the base
VGC	V	1.205	Band-gap voltage of the collector
VGJ	V	1.1	Band-gap voltage recombination emitter-base junction
VI	V	0.040	Ionization voltage base dope
NA	cm ⁻³	3.0E17	Maximum base dope concentration

Table 4-18: Basic Parameters (Sheet 4 of 4)

Parameter	Unit	Default	Description
ER	-	2.E-3	Temperature coefficient of VLF and VLR
AB	-	1.35	Temperature coefficient resistivity of the base
AEPI	-	2.15	Temperature coefficient resistivity of the epilayer
AEX	-	1.	Temperature coefficient resistivity of the extrinsic base
AC	-	0.4	Temperature coefficient resistivity of the buried layer
KF	-	2.E-16	Flicker noise coefficient ideal base current
KFN	-	2.E-16	Flicker noise coefficient non-ideal base current
AF	-	1.0	Flicker noise exponent
ISS	A	6.E-16	Base-substrate saturation current
IKS	A	5.E-6	Knee current of the substrate
CJS	F	1.e-12	Zero bias collector-substrate depletion capacitance
VDS	V	0.5	Collector-substrate diffusion voltage
PS	-	0.33	Collector-substrate grading coefficient
VGS	V	1.15	Band-gap voltage of the substrate
AS	-	2.15	For a closed buried layer: AS=AC For an open buried layer: AS=AEPI

Example

```

*Simulation Input File
.options gmin=1e-13 gmindc=1e-13 POST=1 converge=1
QCKT 1 2 3 4 mextram area=1.0 m=1

* START SOURCES
VE 3 0 DC 0
VB 2 0 DC 0
VC 1 0 DC 0.1
VS 4 0 DC 0
.DC Vb 0.1 0.90001 0.1
.op

.PRINT DC I(VC) I(VB) I(VE) I(VS)
.temp 22
.model mextram npn Level=6
+ TREF = 2.200000e+01
+ EXMOD= 1.000000e+00 EXPHI= 0.000000e+00
+ EXAVL= 1.000000e+00 IS = 9.602000e-18 BF = 1.381000e+02
+ XIBI = 0.000000e+00 IBF = 2.614800e-15 VLF = 6.164000e-01
+ IK = 1.500000e-02 BRI = 5.951000e+00 IBR = 4.606600e-14
+ VLR = 5.473000e-01 XEXT = 6.016000e-01 QBO = 9.439600e-14
+ ETA = 4.800000e+00 AVL = 6.329000e+01 EFI = 7.306000e-01
+ IHC = 4.541900e-04 RCV = 9.819000e+02 RCC=1.91e+01
+ SCRCV= 1.899000e+03 SFH = 3.556000e-01 RBC = 1.165000e+02
+ RBV = 3.077000e+02 RE = 2.525000e+00 TAUNE= 4.126600e-12
+ MTAU = 1.000000e+00 CJE = 4.909400e-14 VDE = 8.764000e-01
+ PE = 3.242000e-01 XCJE = 2.600000e-01 CJC = 8.539400e-14
+ VDC = 6.390000e-01 PC = 5.237000e-01 XP = 6.561000e-01
+ MC = 5.000000e-01 XCJC= 2.759700e-02 VGE = 1.129000e+00
+ VGB = 1.206000e+00 VGC = 1.120000e+00 VGJ = 1.129000e+00
+ VI = 2.100000e-02 NA = 4.400000e+17 ER = 2.000000e-03
+ AB = 1.000000e+00 AEPI =1.900000e+00 AEX= 3.100000e-01
+ AC = 2.600000e-01 KF =2.000000e-16 KFN = 2.000000e-16
+ AF = 1.000000e+00 ISS = 5.860200e-17 IKS = 6.481200e-06
+ CJS = 2.219600e-13 VDS = 5.156000e-01 PS = 3.299000e-01
+ VGS = 1.120000e+00 AS = 1.900000e+00
.END

```

Level 6 Philips Bipolar Model (MEXTRAM Level 504)

Level 504 of the MEXTRAM model is also available as BJT Level 6, as is Level 503 of MEXTRAM. Use the VERS parameter to choose MEXTRAM level 503 or 504. The default value of the VERS parameter is 504.

MEXTRAM 504 gives better results for the description of first and higher-order characteristic derivatives than MEXTRAM 503. This effect is noticeable in the output-conductance, the cut-off frequency, and the low-frequency third order distortion.

The MEXTRAM Level 504 covers several effects that are not included in the original Gummel-Poon model. These effects include:

- Temperature
- Charge storage
- Substrate
- Parasitic PNP
- High-injection
- Bias-dependent early effect
- Low-level, non-ideal base currents
- Hard- and quasi-saturation (including Kirk Effect)
- Weak avalanche (optionally including snap-back behavior)
- Explicit modeling of inactive regions
- Split base-collector and base-emitter depletion capacitance
- Current crowding and conductivity modulation of the base resistance
- First order approximation of distributed high frequency effects in the intrinsic base (high frequency current crowding and excess phase shift)
- Ohmic resistance of epilayer
- Velocity saturation effects on the resistance of the epilayer
- Recombination in the base (meant for SiGe transistors)
- Early effects in the case of a graded bandgap (SiGe)
- Thermal noise, shot noise, and 1/f-noise
- Self-heating

The description for this model can be found at:

http://www.semiconductors.philips.com/Philips_Models/newsflash/mextram504

Notes for HSPICE Users

The following information should be considered when using MEXTRAM 504 with Hspice:

- Set Level 6 to identify the model as a MEXTRAM bipolar junction transistor model
- Set VERS parameter to 503 to use MEXTRAM 503
- Set VERS parameter to 504 to use MEXTRAM 504
- Consider that all internal resistors are limited to greater than or equal to $1.0e-6$
- Reference temperature, TREF, is equal to 25 degrees
- MEXTRAM does not contain extensive geometrical or process scaling rules (it has a multiplication factor to put transistors in parallel)
- MEXTRAM does not contain a substrate resistance
- Constant overlap capacitances are not modelled within MEXTRAM
- MEXTRAM 504 has better convergence than 503
- MEXTRAM is more complex than Gummel-Poon (the computation time will be longer and the convergence will be less)
- No reverse emitter-base breakdown mechanism
- Forward current of the parasitic PNP transistor is modelled
- Output conductance dI_c/dV_{ce} at the point where hard saturation starts seems to be too abrupt for high current levels, compared to measurements
- Clarity of extrinsic current model describing X_{iex} and X_{isub} could be improved by adding an extra node and an extra contact base resistance. In this case, parameter extraction would be more difficult
- Self-heating is not enabled for this model, so model parameters RTH and CTH have no influence

Level 6 Model Parameters (504)

The following tables describe MEXTRAM 504 as Level 6 model parameters including parameter name, unit, default, description and notes.

- TAUNE in MEXTRAM 503 acts as TAUE in the 504 model.
- Parameters noted with a '*' are not used in the DC model.

The following nine parameters are deleted from MEXTRAM 503:

- | | |
|-------|-------|
| ■ QBO | ■ VGE |
| ■ VLF | ■ VI |
| ■ AVL | ■ NA |
| ■ ETA | ■ ER |
| ■ EFI | |

The following 18 parameters have been added to MEXTRAM 504:

- | | | |
|--------|--------|---------|
| ■ VEF | ■ TAUE | ■ AE |
| ■ VER | ■ TAUB | ■ DVGBF |
| ■ MLF | ■ TEPI | ■ DVGBR |
| ■ WAVL | ■ TAUR | ■ DVGTE |
| ■ VAVL | ■ DEG | ■ RTH |
| ■ AXI | ■ XREC | ■ CTH |

Table 4-19: Flags

Parameter	Unit	Default	Description
Level	-	6	Model level
VERS	-	504	Flag for choosing MEXTRAM model (level 503 or 504)
EXMOD	-	1	Flag for extended modeling of the reverse current gain
EXPHI	-	1	*Flag for distributed high frequency effects in transient
EXAVL	-	0	Flag for extended modeling of avalanche currents
TREF	°C	25.0	Reference temperature

Table 4-20: Basic Parameters

Parameter	Unit	Default	Description
IS	A	2.2e-17	Collector-emitter saturation current
VER		2.5	Reverse early voltage
VEF		44.0	Forward early voltage
BF	-	215.0	Ideal forward current gain
XIBI	-	0.0	Fraction of ideal base current that belongs to the sidewall
IBF	A	2.7e-15	Saturation current of the non-ideal forward base current

Table 4-20: Basic Parameters (Continued)

Parameter	Unit	Default	Description
MLF	V	2.0	Non-ideality factor of the non-ideal forward base current
IK	A	0.1	Collector-emitter high injection knee current
BRI	-	7.0	Ideal reverse current gain
IBR	A	1.0e-15	Saturation current of the non-ideal reverse base current
VLR	V	0.2	Cross-over voltage of the non-ideal reverse base current
XEXT	-	0.63	Part of Iex, Qex, Qtex, and Isub that depends on the base-collector voltage Vbc1

Table 4-21: Avalanche Model Parameters

Parameter	Unit	Default	Description
WAVL	m	1.1e-6	Epilayer thickness used in weak-avalanche model
VAVL	V	3.0	Voltage determining the curvature of avalanche current
SFH	-	0.3	Current spreading factor of avalanche model (when EXAVL=1)

Table 4-22: Resistance and Epilayer Parameters

Parameter	Unit	Default	Description
RE	Ohm	5 . 0	Emitter resistance
RBC	Ohm	23 . 0	Constant part of the base resistance
RBV	Ohm	18 . 0	Zero-bias value of the variable part of the base resistance
RCC	Ohm	12 . 0	Constant part of the collector resistance
RCV	Ohm	150 . 0	Resistance of the un-modulated epilayer
SCRCV	Ohm	1250 . 0	Space charge resistance of the epilayer
IHC	A	4 . 0e-3	Critical current for velocity saturation in the epilayer
AXI	-	0 . 3	Smoothness parameter for the onset of quasi-saturation

Table 4-23: Base-Emitter Capacitances

Parameter	Unit	Default	Description
CJE	F	7 . 3e-14	*Zero bias emitter-base depletion capacitance
VDE	V	0 . 95	Emitter-base diffusion voltage
PE	-	0 . 4	Emitter-base grading coefficient
XCJE	-	0 . 4	*Fraction of the emitter-base depletion capacitance that belongs to the sidewall

Table 4-24: Base-Collector Capacitances

Parameter	Unit	Default	Description
CJC	F	7.8e-14	*Zero bias collector-base depletion capacitance
VDC	V	0.68	Collector-base diffusion voltage
PC	-	0.5	Collector-base grading coefficient
XP	-	0.35	Constant part of CJC
MC	-	0.5	Coefficient for the current modulation of the collector-base depletion capacitance
XCJC	-	3.2e-2	*Fraction of the collector-base depletion capacitance under the emitter

Table 4-25: Transit Time Parameters

Parameter	Unit	Default	Description
MTAU	-	1.0	*Non-ideality of the emitter stored charge
TAUE	S	2.0e-12	*Minimum transit time of stored emitter charge
TAUB	S	4.2e-12	*Transit time of stored base charge
TEPI	S	4.1e-11	*Transit time of stored epilayer charge
TAUR	S	5.2e-10	*Transit time of reverse extrinsic stored base charge
DEG	EV	0.0	Bandgap difference over the base
XREC	-	0.0	Pre-factor of the recombination part of Ib1

Table 4-26: Temperature Parameters

Parameter	Unit	Default	Description
AQBO	-	0.3	Temperature coefficient of the zero-bias base charge
AE	-	0.0	Temperature coefficient of the resistivity of the emitter
AB	-	1.0	Temperature coefficient of the resistivity of the base
AEPI	-	2.5	Temperature coefficient of the resistivity of the epilayer
AEX	-	0.62	Temperature coefficient of the resistivity of the extrinsic base
AC	-	2.0	Temperature coefficient of the resistivity of the buried layer
DVGBF	V	5.0e-2	Bandgap voltage difference of forward current gain
CVGBR	V	4.5e-2	Bandgap voltage difference of reverse current gain
VGB	V	1.17	Bandgap voltage of the base
VGC	V	1.18	Bandgap voltage of the collector
VGJ	V	1.15	Bandgap voltage recombination emitter-base junction
DVGTE	V	0.05	*Bandgap voltage difference of emitter stored charge

Table 4-27: Noise Parameters

Parameter	Unit	Default	Description
AF	-	2.0	Exponent of the flicker-noise
KF	-	2.0e-11	Flicker-noise coefficient for ideal base current
KFN	-	2.0e-11	Flicker-noise coefficient, non-ideal base current

Table 4-28: Substrate Parameters

Parameter	Unit	Default	Description
ISS	A	4.8e-17	Base-substrate saturation current
IKS	A	2.5e-4	Base-substrate high injection knee current
CJS	F	3.15e-13	*Zero bias collector-substrate depletion capacitance
VDS	V	0.62	*Collector-substrate diffusion voltage
PS	-	0.34	*Collector-substrate grading coefficient
VGS	V	1.2	Bandgap voltage of the substrate
AS	-	1.58	For a closed buried layer: AS=AC For an open buried layer: AS=AEPI

Table 4-29: Self-Heating Parameters

Parameter	Unit	Default	Description
RTH	°C/W	300.0	Thermal resistance
CTH	J/^C	3.0e-9	*Thermal capacitance

MEXTRAM Level 504 DC OP Analysis Example

```

**** DC OP analysis of mextram 504 model ****
.OPTIONS GMIN=1.0e-13
Q1 1 2 3 4 m504 area=1 m=1

* Start sources
VB 2 0 DC 1.2
VC 1 0 DC 2.2
VE 3 0 DC 0.0
VS 4 0 DC 0.0
.DC VB 0.4 1.2 0.1
.DC VC 1.4 2.2 0.1
.op

.PRINT DC I(VC) I(VB) I(VE) I(VS)
.TEMP 25

.Model m504 npn level=6
+ VERS      = 504
+ TREF      = 25.0
+ EXMOD     = 1.0
+ EXPHI     = 1.0
+ EXAVL     = 0.0
+ IS        = 22.0E-18
+ IK        = 0.1
+ VER       = 2.5
+ VEF       = 44.0
+ BF        = 215.0
+ IBF       = 2.7E-15
+ MLF       = 2.0
+ XIBI      = 0.0
+ BRI       = 7.0
+ IBR       = 1.0e-15
+ VLR       = 0.2
+ XEXT      = 0.63
+ WAVL      = 1.1E-6
+ VAVL      = 3.0
+ SFH       = 0.3
+ RE        = 5.0
+ RBC       = 23.
+ RBV       = 18.
+ RCC       = 12.
+ RCV       = 150.

```

```
+ SCRCV      = 1250.0
+ IHC        = 4.e-3
+ AXI        = 0.3
+ CJE        = 73.0e-15
+ VDE        = 0.95
+ PE         = 0.4
+ XCJE       = 0.4
+ CJC        = 78.0E-15
+ VDC        = 0.68
+ PC         = 0.5
+ XP         = 0.35
+ MC         = 0.5
+ XCJC       = 32.E-3
+ MTAU       = 1.0
+ TAUB       = 4.2E-12
+ TEPI       = 41.E-12
+ TAUR       = 520.E-12
+ DEG        = 0.01
+ XREC       = 0.1
+ AQBO       = 0.3
+ AE         = 0.0
+ AB         = 1.0
+ AEPI       = 2.5
+ AEX        = 0.62
+ AC         = 2.0
+ DVGBF      = 0.05
+ DVGBR      = 0.045
+ VGB        = 1.17
+ VGC        = 1.18
+ VGJ        = 1.15
+ DVGTE      = 0.05
+ AF         = 2.0
+ KF         = 2.E-11
+ KFN        = 2.E-11
+ ISS        = 48.E-18
+ IKS        = 250.E-6
+ CJS        = 315.E-15
+ VDS        = 0.62
+ PS         = 0.34
+ VGS        = 1.20
+ AS         = 1.58
.END
```

MEXTRAM Level 504 Transient Analysis Example

```

*** Transient analysis of Mextram 504 model ***
.options gmin=1e-13 dccap POST=1
QCKT 1 2 0 0 m504 area=1.0 m=1

* START SOURCES
VC 3 0 DC 2
VB 2 0 DC 0 PULSE (0 0.8 0 1n 1n 10n 25n)
R 1 3 0.1

.temp 100
.TRAN 10p 50n
.op
.PRINT tran I(VC) I(VB)
.Model m504 npn level=6
+ VERS      = 504
+ TREF      = 25.0
+ EXMOD     = 1.0
+ EXPHI     = 1.0
+ EXAVL     = 0.0
+ IS        = 22.0E-18
+ IK        = 0.1
+ VER       = 2.5
+ VEF       = 44.0
+ BF        = 215.0
+ IBF       = 2.7E-15
+ MLF       = 2.0
+ XIBI      = 0.0
+ BRI       = 7.0
+ IBR       = 1.0e-15
+ VLR       = 0.2
+ XEXT      = 0.63
+ WAVL      = 1.1E-6
+ VAVL      = 3.0
+ SFH       = 0.3
+ RE        = 5.0
+ RBC       = 23.
+ RBV       = 18.
+ RCC       = 12.
+ RCV       = 150.
+ SCRCV     = 1250.0
+ IHC       = 4.e-3

```

```
+ AXI          = 0.3
+ CJE          = 73.0e-15
+ VDE          = 0.95
+ PE           = 0.4
+ XCJE         = 0.4
+ CJC          = 78.0E-15
+ VDC          = 0.68
+ PC           = 0.5
+ XP           = 0.35
+ MC           = 0.5
+ XCJC         = 32.E-3
+ MTAU         = 1.0
+ TAUE         = 2.0E-12
+ TAUB         = 4.2E-12
+ TEPI         = 41.E-12
+ TAUR         = 520.E-12
+ DEG          = 0.01
+ XREC         = 0.1
+ AQBO         = 0.3
+ AE           = 0.0
+ AB           = 1.0
+ AEPI         = 2.5
+ AEX          = 0.62
+ AC           = 2.0
+ DVGBF        = 0.05
+ DVGBR        = 0.045
+ VGB          = 1.17
+ VGC          = 1.18
+ VGJ          = 1.15
+ DVGTE        = 0.05
+ AF           = 2.0
+ KF           = 2.E-11
+ KFN          = 2.E-11
+ ISS          = 48.E-18
+ IKS          = 250.E-6
+ CJS          = 315.E-15
+ VDS          = 0.62
+ PS           = 0.34
+ VGS          = 1.20
+ AS           = 1.58
.END
```


MEXTRAM Level 504 AC Analysis Example

```

*** AC analysis of Mextram 504 model ***
.options gmin=1e-13 POST=1 converge=1 relv=1.e-6 absv=1.e-9
QCKT 11 22 33 44 m504 area=1.0 m=1
* START SOURCES
VE 3 0 DC 0
VB 2 0 DC 0.7
VC 1 0 DC 1.0
VS 4 0 DC 0
.DC VB 0.7 1.0 0.02
.ac dec 1 1.e4 1.e11
vcl 11 1 0
vbl 22 2 0 ac=0.001
vel 33 3 0
vsl 44 4 0
.op
.print ac ir(vcl) ii(vcl) ir(vbl) ii(vbl)
.temp 25
.Model m504 npn level=6
+ VERS      = 504
+ TREF      = 25.0
+ EXMOD     = 1.0
+ EXPHI     = 1.0
+ EXAVL     = 0.0
+ IS        = 22.0E-18
+ IK        = 0.1
+ VER       = 2.5
+ VEF       = 44.0
+ BF        = 215.0
+ IBF       = 2.7E-15
+ MLF       = 2.0
+ XIBI      = 0.0
+ BRI       = 7.0
+ IBR       = 1.0e-15
+ VLR       = 0.2
+ XEXT      = 0.63
+ WAVL      = 1.1E-6
+ VAVL      = 3.0
+ SFH       = 0.3
+ RE        = 5.0
+ RBC       = 23.
+ RBV       = 18.
+ RCC       = 12.
+ RCV       = 150.
+ SCRCV     = 1250.0

```

```
+ IHC          = 4.e-3
+ AXI          = 0.3
+ CJE          = 73.0e-15
+ VDE          = 0.95
+ PE           = 0.4
+ XCJE         = 0.4
+ CJC          = 78.0E-15
+ VDC          = 0.68
+ PC           = 0.5
+ XP           = 0.35
+ MC           = 0.5
+ XCJC         = 32.E-3
+ MTAU         = 1.0
+ TAUE         = 2.0E-12
+ TAUB         = 4.2E-12
+ TEPI         = 41.E-12
+ TAUR         = 520.E-12
+ DEG          = 0.01
+ XREC         = 0.1
+ AQBO         = 0.3
+ AE           = 0.0
+ AB           = 1.0
+ AEPI         = 2.5
+ AEX          = 0.62
+ AC           = 2.0
+ DVGBF        = 0.05
+ DVGBR        = 0.045
+ VGB          = 1.17
+ VGC          = 1.18
+ VGJ          = 1.15
+ DVGTE        = 0.05
+ AF           = 2.0
+ KF           = 2.E-11
+ KFN          = 2.E-11
+ ISS          = 48.E-18
+ IKS          = 250.E-6
+ CJS          = 315.E-15
+ VDS          = 0.62
+ PS           = 0.34
+ VGS          = 1.20
+ AS           = 1.58
.END
```

Level 8 HiCUM Model

What is the HiCUM Model?

HiCUM is an advanced transistor model for bipolar transistors, with a primary emphasis on circuit design for high-speed/high-frequency applications. HiCUM development was spurred by the SPICE Gummel-Poon model's (SGPM) inadequate level of accuracy for high-speed large-signal transient applications and the required high-collector current densities. Other major disadvantages of the SGPM are:

- A lack of sufficient physical background
- Poor descriptions of base resistance and junction capacitances in the regions of interest
- Inadequate description of both Si- and III-V material-based HBTs.

The HiCUM model is implemented as Level 8 in the BJT models.

HiCUM Model Advantages

Major features of HiCUM are:

- Accurate description of the high-current operating region (including quasi-saturation and saturation).
- Distributed modelling of external base-collector region.
- Proper handling of emitter periphery injection and charge storage.
- Internal base resistance as a function of operating point (conductivity modulation *and* emitter current crowding), and emitter geometry.
- Sufficiently physical model equations allowing predictions of temperature and process variations, as well as scalability, even at high current densities.
- Parasitic capacitances, independent on operating point, are available in the equivalent circuit, representing base-emitter and base-collector oxide overlaps, that become significant for small-size transistors.
- Weak avalanche breakdown is available.
- Self-heating effects are included. Non-quasi-static effects, resulting in a delay of collector current AND stored minority charge, are modelled as function of bias.

- Collector current spreading is included in minority charge and collector current formulation.
- Extensions for graded-base SiGe HBTs have been derived using the Generalized Integral Charge-Control Relation (GICCR); the GICCR also permits modelling of HBTs with (graded) bandgap differences within the junctions.
- Base-emitter tunneling model is available (e.g., for simulation of varactor leakage).
- Simple parasitic substrate transistor is included in the equivalent circuit.
- Simple parallel RC network taking into account the frequency dependent coupling between buried layer and substrate terminal.
- Parameter extraction is closely related to the process enabling parametric yield simulation; parameter extraction procedure and list of test structures are available; HiCUM parameters can be determined using standard measurement equipment and mostly simple, decoupled extraction procedures.
- Simple equivalent circuit and numerical formulation of model equations result in easy implementation and relatively fast execution time.

These features together with the choice of easily measurable basic variables such as junction capacitances and transit time provide - compared to the SGPM - high accuracy for digital circuit, small-signal high-frequency and, in particular, high-speed large-signal transient simulation. Also, HiCUM is laterally scaleable over a wide range of emitter widths and lengths up to high collector current densities; the scaling algorithm is generic and has been applied to the SGPM (within its validity limits).

In summary, HiCUM's major advantages over other bipolar compact models are:

- Scalability
- Process-based and relatively simple parameter extraction
- Predictive capability in terms of process and layout variations
- Fairly simple numerical formulation facilitating easy implementation and resulting in still reasonable simulation time compared to the (too) simple SGPM at high current densities

Avant! HiCUM Model vs. Public HiCUM Model

Difference Highlights

To maintain flexibility, the Level 8 HiCUM model uses FBCS, IS, KRBI, MCF, MSR, and ZETACX as additional model parameters. See [‘Other Parameters’ on page 4-102](#).

Model Implementation

Table 4-30: Model Parameters

Parameter	Unit	Default	Description
Level		8	HiCUM BJT level
TREF	C	26 . 85	Temperature in simulation

Internal Transistors

Table 4-31: Transfer Current Parameters

Parameter	Unit	Default	Factor	Description
C10	A ² s	3.76e-32	M ²	Constant(IS*QP0)
Qp0	As	2.78e-14		Zero-bias hole charge
ICH	A	2.09e-0Z		High-current correction for 2D/3D
HFC	-	1.0		Weighting factor for Qfc (mainly for HBTs)
HFE	-	1.0		Weighting factor for Qef in HBTs
HJCI	-	1.0		Weighting factor for Qjci in HBTs
HJEI	-	0.0		Weighting factor for Qjei in HBTs
ALIT	-	0.45		Factor for additional delay time of iT

Table 4-32: BE Depletion Capacitance Parameters

Parameter	Unit	Default	Factor	Description
VDEI	V	0.95		Built-in voltage
CJEI0	F	8.11e-15		Zero-bias value
ZEI	-	0.5		Exponent coefficient
ALJEI	-	1.8		Ratio of max. to zero-bias value

Table 4-33: BC Depletion Capacitance Parameters

Parameter	Unit	Default	Factor	Description
CJCI0	F	1.16e-15	M ²	Zero-bias value
VDCI	V	0.8		Built-in voltage
ZCI	-	0.333		Exponent coefficient
VPTCI	V	416		Punch-through voltage ($=q N_{ci} w^{2ci} / (2\epsilon_{silicon})$)

Table 4-34: Forward Transit Time Parameters

Parameter	Unit	Default	Factor	Description
T0	s	4.75e-12		Low current transit time at $V_{B'C'}=0$
DT0H	s	2.1e-12		Time constant for base and BC SCR width modulation
TBVL	s	40e-12		Voltage for modeling carrier jam at low $V_{C'E'}$
TEF0	s	1.8e-12		Storage time in neutral emitter
GTFE	-	1.4		Exponent factor for current dep. emitter transit time
THCS	s	3.0e-11		Saturation time constant at high current densities
ALHC	-	0.75		Smoothing factor for current dep. C and B transit time
FTHC	-	0.6		Partitioning factor for base and collection portion
ALQF	-	0.225		Factor for additional delay time of Q_f

Table 4-35: Critical Current Parameters

Parameter	Unit	Default	Factor	Description
RCIO	Ohm	127.8	1/M	Low-field resistance of internal collector region
VLIM	V	0.7		Voltage separating ohmic and SCR regime
VPT	V	5.0		Epi punch-through vtg. of BC SCR
VCES	V	0.1		Internal CE sat. vtg.

Table 4-36: Inverse Transit Time Parameter

Parameter	Unit	Default	Factor	Description
TR	s	1.0e-9		Time constant for inverse operation

Table 4-37: Base Current Components Parameters

Parameter	Unit	Default	Factor	Description
IBEIS	A	1.16e-20	M	BE saturation current
MBEI	-	1.015		BE saturation current
IREIS	A	1.16e-6	M	BE recombination saturation current
MREI	-	2.0		BE recombination non-ideality factor
IBCIS	A	1.16e-20	M	BC saturation current
MBCI	-	1.015		BC non-ideality factor

Table 4-38: Weak BC Avalanche Breakdown Parameters

Parameter	Unit	Default	Factor	Description
FAVL	1/V	1.186		Prefactor for CB avalanche effect
QAVL	As	1.11e-14	M	Exponent factor for CB avalanche effect

Table 4-39: Internal Base Resistance Parameters

Parameter	Unit	Default	Factor	Description
RBI0	Ohm	0	1/M	Value at zero-bias
FDQR0	-	0.0		Correction factor for modulation by BE abd BC SCR
FGEO	-	0.73		Geometry factor (value corresponding to long emitter stripe)
FQI	-	0.9055		Ratio of internal to total minority charge
FCRBI	-	0.0		Ratio of h.f. shunt to total internal capacitance.

Table 4-40: Lateral Scaling

Parameter	Unit	Default	Factor	Description
LATB	-	3.765		Scaling factor for Qfc in l_E
LATL	-	0.342		Scaling factor for Qfc in l_E direction

Peripheral Elements

Table 4-41: BE Depletion Capacitance

Parameter	Unit	Default	Factor	Description
CJEP0	F	2.07e-15	M	Zero-bias value
VDEP	V	1.05		Built-in voltage
ZEP	-	0.4		Depletion coeff
ALJEP	-	2.4		Ratio of max. to zero-bias value

Table 4-42: Base Current

Parameter	Unit	Default	Factor	Description
IBEPS	A	3.72e-21	M	Saturation current
MBEP	-	1.015		Non-ideality factor
IREPS	A	1e-30	M	Recombination saturation factor
MREP	-	2.0		Recombination non-ideality factor

Table 4-43: BE Tunneling

Parameter	Unit	Default	Factor	Description
IBETS	A	0	M	Saturation current
ABET	-	0.0		Exponent coefficient

External Elements

Table 4-44: BC Capacitance

Parameter	Unit	Default	Factor	Description
CJ CX0	F	5.393e-15	M	Zero-bias depletion value
VDCX	V	0.7		Built-in voltage
ZCX	-	0.333		Exponent coefficient
VPTCX	V	100		Punch-through voltage
CCOX	F	2.97e-15	M	Collector oxide capacitance
FBC	-	0.1526		Partitioning factor for C_BCX =C'_BCX+C''_BCX

Table 4-45: BC Base Current Component

Parameter	Unit	Default	Factor	Description
IBCXS	A	4.39e-20	M	Saturation current
MBCX	-	1.03		Non-ideality factor

Table 4-46: Other External Elements

Parameter	Unit	Default	Factor	Description
CEOX	F	1.13e-15	M	Emitter-base isolation overlap cap
RBX	Ohm	0	1/M	External base series resistance
RE	Ohm	0	1/M	Emitter series resistance
RCX	Ohm	0	1/M	External collector series resistance

Table 4-47: Substrate Transistor Parameters

Parameter	Unit	Default	Factor	Description
ITSS	A	0.0	M	Transfer saturation current
MSF	-	0.0		Non-ideality factor (forward transfer current)
TSF	-	0.0		Minority charge storage transit time
ISCS	A	0.0	M	Saturation current of CS diode
MSC	-	0.0		Non-ideality factor of CS diode

Table 4-48: Collector-Substrate Depletion Capacitance

Parameter	Unit	Default	Factor	Description
CJS0	F	3.64e-14	M	Zero-bias value of CS depletion cap
VDS	V	0.6		Built-in voltage
ZS	-	0.447		Exponent coefficient
VPTS	V	1000		Punch-through voltage

Table 4-49: Substrate Coupling Network

Parameter	Unit	Default	Factor	Description
RSU	Ohm	0	1/M	Substrate series resistance
CSU	F	0		Substrate capacitance from permittivity of bulk material

Table 4-50: Noise Parameters

Parameter	Unit	Default	Factor	Description
KF	-	1.43e-8		Flicker noise factor (no unit only for AF=2!)
AF	-	2.0		Flicker noise exponent factor
KRBI	-	1.17		Factor for internal base resistance

Table 4-51: Temperature Dependence Parameters

Parameter	Unit	Default	Factor	Description
VGB	V	1.17		Bandgap-voltage
ALB	1/K	6.3e-3		Relative temperature coefficient of forward current gain
ALT0	1/K	0		First-order relative temperature coefficient of TEF0
KT0	1/K	0		Second-order relative temperature coefficient of TEF0
ZETACI	-	1.6		Temperature exponent factor RCI0
ALVS	1/K	1e-3		Relative temperature coefficient of saturation drift velocity
ALCES	1/K	0.4e-3		Relative temperature coefficient of VCES
ZETARBI	-	0.588		Temperature exponent factor of RBI0
ZETARBX	-	0.2060		Temperature exponent factor of RBX
ZETARCX	-	0.2230		Temperature exponent factor of RCX

Table 4-51: Temperature Dependence Parameters (Continued)

Parameter	Unit	Default	Factor	Description
ZETARE	-	0		Temperature exponent factor of RE
ALFAV	1/K	8.25e-5		Relative temperature coefficient for avalanche breakdown
ALQAV	1/K	1.96e-4		Relative temperature coefficient for avalanche breakdown

Table 4-52: Self-Heating Parameters

Parameter	Unit	Default	Factor	Description
RTH	K/W	0	1/M	Thermal resistance (not supported)
CTH	Ws/K	0	M	Thermal resistance (not supported)

Table 4-53: Other Parameters

Parameter	Unit	Default	Factor	Description
FBCS	-	-1.0		Determine external BC capacitance partitioning
IS	-1.0	A		Ideal saturation current
KRBI	-	1.0		Noise analysis of internal resistance
MCF	-	1.0		Non-ideal factor of reverse current between base and collector. $V_T = V_T * MCF$
MSR	-	1.0		Non-ideal factor of reverse current in substrate transistor. $V_T = V_T * MSR$
ZETACX	-	1.0		Temperature exponent factor (epi-layer)

Netlist Input and Output Formats

This section provides the syntax for Level 8 and an example of an input netlist and output format.

Syntax

```
Qxxx nc nb ne <ns> mname <area> <M=val> <DTEMP=val>
```

Table 4-54: Netlist Parameters for Level 8

Qxxx	BJT element name
nc	Collector terminal node
nb	Base terminal node, connected to 1 => 2
ne	Emitter terminal node, connected to 1 => 0
ns	Substrate terminal node
mname	BJT model name reference
area	Emitter area multiplying factor which affects currents, resistances and capacitances(default=1)
M	Multiplier to simulate multiple BJTs in parallel
DTEMP	Difference between the element temperature and the circuit temperature in Celsius. (Default=0.0)

Example

The following is an example of a BJT Q1 model:


```
Q1 1 2 0 4 QM area=1*0.5*5 dtemp=0.002
```

where:

- Collector is connected to node 1.
- Base is connected to node 1.
- Emitter is connected to node 1.
- Substrate is connected to node 4.
- QM references the name of the BJT model.

Circuit Diagram

Figure 4-15: Large-signal HiCUM/Level2 equivalent circuit



- (a) The external BC capacitance consists of a depletion and a bias independent (e.g., oxide) capacitance with the ratio $C'_{\text{BCx}} / C''_{\text{BCx}}$ being adjusted with respect to proper modelling of the h.f. behavior.
- (b) Thermal network used for self-heating calculation.

Input Netlist

```

.DATA test_data vbe vce vsub
0.0 0.0 0.0
0.1 0.0 0.0
0.2 0.0 0.0
0.3 0.0 0.0
0.4 0.0 0.0
0.5 0.0 0.0
0.6 0.0 0.0
0.7 0.0 0.0
0.8 0.0 0.0
0.9 0.0 0.0
1.0 0.0 0.0
.ENDDATA

.OPTIONS
.TEMP 26.85
VIN 2 0 vbe
VC 1 0 vce
VS 4 0 vsub
VE 3 0 0

Q1 1 2 3 4 hicum
.DC data= test_data
.PRINT DC I(VIN) i2(q1) I(VC) i1(q1) I(VCS) i4(q1)

.MODEL hicum NPN Level=8
+      tref = 26.85
+      c10=.3760000E-31 qp0=.2780000E-13 ich=.2090000E-01
+      hfc=.1000000E+01
+      hfe=1.0000000E+00 hjei=.0000000E+00
+      hjci=.1000000E+01 tr=1.000000000E-9
+      cjei0=.81100E-14 vdei=.9500000E+00 zei=.5000000E+00
+      aljei=.18000E+01
+      cjci0=.11600E-14 vdc1=.8000000E+00 zci=.3330000E+00
+      vptci=.41600E+03
+      rci0=.127800E+03 vlim=.7000000E+00 vpt=.5000000E+01
+      vces=.1000000E+00
+      t0=.47500000E-11 dt0h=.210000E-11 tbvl=.400000E-11
+      tef0=.180000E-11 gtfe=.140000E+01 thcs=.300000E-10
+      alhc=.750000E+00
+      fthc=.600000E+00
+      latb=.376500E+01 latl=.342000E+00 fqi=.9055000E+00

```

```

+      alit=.450000E+00  alqf=.225000E+00
+      favl=.118600E+01  qavl=.111000E-13  alfav=.82500E-04
+      alqav=.19600E-03
+      ibeis=.11600E-19  mbei=.101500E+01  ibeps=.10000E-29
+      mbep=.200000E+01
+      ireis=.11600E-15  mrei=.200000E+01  ireps=.10000E-29
+      mrep=.200000E+01
+      rbi0=.000000E+00  fdqr0=.00000E+00  fgeo=.730000E+00
+      fcrbi=.00000E+00
+      cjep0=.00000E+00  vdep=.105000E+01  zep=.4000000E+00
+      aljep=.24000E+01
+      ceox=.000000E+00
+      cjc0=.00000E+00  vdcx=.700000E+00  zcx=.3330000E+00
+      vptcx=.10000E+03
+      ccox=.000000E+00  fbc=.1526000E+00
+      ibcx0=.10000E-29  mbcx=.200000E+01  ibcis=.11600E-19
+      mbci=.101500E+01
+      cjs0=.000000E+00  vds=.6000000E+00  zs=.44700000E+00
+      vpts=.100000E+04
+      rcx=.0000000E+00  rbx=.0000000E+00  re=.00000000E+00
+      kf=.00000000E+00  af=.00000000E+00
+      vgb=.1170000E+01  alb=.6300000E-02  alt0=.000000E+00
+      kt0=.0000000E+00
+      zetaci=.1600E+01  alvs=.100000E-02  alces=.40000E-03
+      zetarbi=0.5880E+00          zetarcx=0.2230E+00
+      zetarbx=0.2060E+00          zetare=0.0000E+00
+      rth=0.0  cth=0.0
+      ibets=.00000E+00  abet=.000000E+00
+      itss=.000000E+00  msf=.0000000E+00  tsf=.0000000E+00
+      iscs=.000000E+00
+      msc=.0000000E+00
+      rsu=.0000000E+00  csu=.0000000E+00
+
.END

```

Level 9 VBIC99 Model

The VBIC 95 (Vertical Bipolar Inter-Company Model) for Motorola bipolar transistor device was already installed in the Avant! True-Hspice models as BJT level 4. VBIC99 is a newer version of the VBIC model, and is implemented in the True-Hspice models as BJT level 9.

To use the VBIC99 model, set the LEVEL parameter to 9 for the bipolar transistor model.

The VBIC99 model includes several effects that are improved compared to the VBIC95 model.

- In VBIC99, the temperature coefficients of the base and collector resistances are split.
- The temperature dependence of the built-in potential is also improved.

Element Syntax of BJT Level 9

General form

```
Qxxx nc nb ne <ns> mname <AREA=val><OFF><VBE=val><VCE=val>
+ <M=val><DTEMP=val>
```

where the angle bracket indicate optional parameters.

Arguments

Qxxx	BJT element name. Must begin with Q, followed by up to 1023 alphanumeric characters.
Nc	Collector terminal node name or number.
Nb	Base terminal node name and number.
Ne	Emitter terminal node name or number.
Ns	Substrate node name or number.

t	Self heating node name or number.
Mname	BJT model name reference.
AREA	The normalized emitter area. VBIC99 level 9 model has no area effect. Default value=1. Area is used only as an alias of the multiplication factor (M).
OFF	Sets the initial condition to OFF, for this element in DC analysis. You cannot use OFF with VBE or VCE.
VBE	Initial internal base-emitter voltage.
VCE	Initial internal collector-emitter voltage.
M	Multiplier to simulate multiple BJTs in parallel.
DTEMP	The temperature difference between the element and the circuit.

Effects of VBIC99

The VBIC99 model includes several effects that are improved compared to the VBIC95 model:

- The addition of temperature dependency for several parameters.
- Base-emitter breakdown model.
- Reach-through model, for base-collector depletion capacitance.
- High-current beta rolloff effect.
- Fixed collector-substrate capacitance,
- Reverse transport saturation current.

Model Implementation

The following parameters were added to the VBIC99 model, that are not in the VBIC95 model.

ISRR	IKF	VRT	ART	QBM
DEAR	EAP	VBBE	NBBE	IBBE
TVBBE1	TVBBE2	TNBBE	EBBE	CCSO
XRCX	XRBX	XRBP	XIXF	XISR

The following tables describe VBIC99 as HSPICE BJT level 9 model parameters, including parameter names, descriptions, units, default values, and notes.

Table 4-55: VBIC99 Basic Parameters (Sheet 1 of 5)

Parameters	Units	Defaults	Descriptions
LEVEL	-	9	Model level
TREF	W	27.0	Nominal measurement temperature of parameters
RCX	W	0.0	Extrinsic collector Resistance

Table 4-55: VBIC99 Basic Parameters (Sheet 2 of 5)

Parameters	Units	Defaults	Descriptions
RCI	W	0.0	Intrinsic collector Resistance
RBI	W	0.0	Intrinsic collector Resistance
RBX	W	0.0	Extrinsic collector Resistance
RBP	W	0.0	Parasitic base Resistance
RE	W	0.0	Emitter Resistance
RS	W	0.0	Substrate Resistance
IS	A	1.0e-16	Transport saturation current
IBEI	A	1.0e-18	Ideal base-emitter saturation current
IBEN	A	0.0	Non-Ideal base-emitter saturation current
IBCI	A	1.0e-16	Ideal base-collector saturation current
IBCN	A	0.0	Non-Ideal base-collector saturation current
ISP	A	0.0	Parasitic transport saturation current
IBEIP	A	0.0	Ideal parasitic base-emitter saturation current
IBENP	A	0.0	Non-Ideal parasitic base-emitter saturation current
IBCIP	A	0.0	Ideal parasitic base-collector saturation current
IBCNP	A	0.0	Non-Ideal base-collector saturation current
ISRR	A	1.0	*Reverse transport saturation current
NF	-	1.0	Forward emission coefficient
NR	-	1.0	Reverse emission coefficient

Table 4-55: VBIC99 Basic Parameters (Sheet 3 of 5)

Parameters	Units	Defaults	Descriptions
NEI	-	1.0	Ideal base-emitter emission coefficient
NEN	-	2.0	Non-ideal base-emitter emission coefficient
NCI	-	1.0	Ideal base-collector emission coefficient
NCN	-	2.0	Non-ideal base-collector emission coefficient
NFP	-	1.0	Parasitic forward emission coefficient
NCIP	-	1.0	Ideal parasitic base-collector emission coefficient
NCNP	-	2.0	Ideal parasitic base-collector emission coefficient
NKF	-	0.5	*high current beta roll off parameter
ME	-	0.33	Base-emitter Grading coefficient
MC	-	0.33	Base-collector Grading coefficient
MS	-	0.33	Substrate-collector Grading coefficient
PE	V	0.75	Base-emitter built-in potential
PC	V	0.75	Base-collector built-in potential
PS	V	0.75	Substrate-collector built-in potential
WBE	-	1.0	Portion of IBEI from Vbei, 1-WBE from Vbex
WSP	-	1.0	Portion of ICCP from Vbep, 1-WBE from Vbci
AVC1	1/V	0.0	Base-collector avalanche parameter 1
AVC2	1/V	0.0	Base-collector avalanche parameter 2

Table 4-55: VBIC99 Basic Parameters (Sheet 4 of 5)

Parameters	Units	Defaults	Descriptions
VEF	V	0.0	Forward early voltage, zero means infinity
VER	V	0.0	Reverse early voltage, zero means infinity
IKF	A	0.0	Forward knee current, zero means infinity
IKR	A	0.0	Reverse knee current, zero means infinity
IKP	A	0.0	Parasitic knee current, zero means infinity
TF	S	0.0	Forward transit time
QTF	-	0.0	Variation of TF with base-width modulation
XTF	-	0.0	Coefficient of TF bias dependence
VTF	V	0.0	Coefficient of TF dependence on Vbc
ITF	A	0.0	Coefficient of TF dependence on Ic
TR	S	0.0	Reverse transit time
EA	EV	1.12	Activation energy for IS
EAIE	EV	1.12	Activation energy for IBEI
EAIC	EV	1.12	Activation energy for IBCI/IBEIP
EAIS	EV	1.12	Activation energy for IBCIP
EANE	EV	1.12	Activation energy for IBEN
EANC	EV	1.12	Activation energy for IBCN/IBENP
EANS	EV	1.12	Activation energy for IBCNP
VO	V	0.0	Epi drift saturation voltage
GAMM	-	0.0	Epi doping parameter
HRCF	-	0.0	High current RC factor

Table 4-55: VBIC99 Basic Parameters (Sheet 5 of 5)

Parameters	Units	Defaults	Descriptions
VRT	V	0.0	*reach-through voltage for Cbc limiting
ART	-	0.1	*smoothing parameter for reach-through
QBM	-	0.0	*base charge model selection
DEAR	-	0.0	*delta activation energy for ISRR
EAP	-	1.12	*activation energy for ISP
VBBE	-	0.0	*base-emitter breakdown voltage
NBBE	-	1.0	* base-emitter breakdown emission coefficient
IBBE	-	1.0e-6	* base-emitter breakdown current
TVBBE1	-	0.0	*linear temperature coefficient of VBBE
TVBBE2	-	0.0	*quadratic temperature coefficient of VBBE
TNBBE	-	0.0	*temperature coefficient of NBBE
EBBE	-	0.0	$\exp(-VBBE/(NBBE*V_{tv}))$

Table 4-56: VBIC99 Capacitance and Charge Parameters

Parameters	Units	Defaults	Descriptions
FC	-	0.9	Forward bias depletion cap. Limit
CBEO	F	0.0	Extrinsic base-emitter overlap cap.
CJE	F	0.0	Base-emitter zero bias cap.
AJE	-	-0.5	Base-emitter cap. Smoothing factor
CBCO	F	0.0	Extrinsic base-collector overlap cap.

Table 4-56: VBIC99 Capacitance and Charge Parameters (Continued)

Parameters	Units	Defaults	Descriptions
CJC	F	0.0	Base-collector zero bias cap.
QCO	Coul	0.0	Epi. charge parameter
CJEP	F	0.0	Base-collector extrinsic zero bias cap
AJC	-	-0.5	Base-collector cap. Smoothing factor
CJCP	F	0.0	Substrate-collector zero bias cap.
AJS	-	-0.5	Substrate-collector cap. Smoothing factor
CCSO	F	0.0	*Fixed collector-substrate capacitance

Table 4-57: VBIC99 Temperature Coefficients

Parameters	Units	Defaults	Descriptions
XRE	-	0.0	Temperature exponent of emitter resistance
XRBI	-	0.0	Temperature exponent of intrinsic base resistance
XRCI	-	0.0	Temperature exponent of intrinsic collector resistance
XRS	-	0.0	Temperature exponent of substrate resistance
XRCX	-	0.0	*Temperature exponent of extrinsic base resistance
XRBX	-	0.0	*Temperature exponent of extrinsic collector resistance
XRBP	-	0.0	*Temperature exponent of parasitic base resistance
XIKF	-	0.0	*Temperature exponent of IKF

Table 4-57: VBIC99 Temperature Coefficients (Continued)

Parameters	Units	Defaults	Descriptions
XISR	-	0.0	*Temperature exponent of ISRR
XVO	-	0.0	Temperature exponent of VO
XIS	-	3.0	Temperature exponent of IS
XII	-	3.0	Temperature exponent of IBEI/IBCI/IBEIP/ IBCIP
XIN	-	3.0	Temperature exponent of IBEN/IBCN/ IBENP/IBCNP
TNF	1/K	0.0	Temperature exponent of NF
TAVC	1/K	0.0	Temperature coefficient of AVC2

Table 4-58: VBIC99 Noise Parameters

Parameters	Units	Defaults	Descriptions
AFN	-	1.0	Base-emitter Flicker noise exponent
KFN	-	0.0	Base-emitter Flicker noise constant
BFN	-	1.0	Base-emitter Flicker noise 1/f dependence

Table 4-59: VBIC99 Self-heating Parameters

Parameters	Units	Defaults	Descriptions
RTH	K/W	0.0	Thermal resistance
CTH	J/K	0.0	Thermal capacitance

Table 4-60: VBIC99 Excess Phase Parameter

Parameters	Units	Defaults	Descriptions
TD	S	0.0	Forward excess-phase delay time

Example

```

***** VBIC99 level 9 AC test *****
.option nopage list post=2
+      newtol reli=1e-5 absi=1e-10 relv=1e-5 relvdc=1e-7
+      post gmindc=1e-12

*** common emitter ***
rtl t1 0 1meg
vcel c1 0 1.9
vbl b1 0 dc=0.9 ac=0.01
vee e1 0 0
vss s1 0 0
qe   c1 b1 e1 s1 t1 vbic99

.net i(vcel) vbl rin=50 rout=50
.model vbic99 npn level=9

+  LEVEL =      9          REF = 300.15          RCX   =   10.26
+  RCI   =   0.001        VO   =      0          GAMM =      0
+  HRCF  =      0        RBX   = 122.23          RBI   =   0.001
+  RE    =  17.61        RS    =      1          RBP   =      1
+  IS    =4.70047e-25     NF    =  1.09575        NR    =   1.02
+  FC    =      0.9      CBEO  =      0          CJE   =   7e-15
+  PE    =   0.75        ME    =   0.33          AJE   =  -0.5
+  CBCO  =      0      CJC    =  1.1e-14         QCO   =      0
+  CJEP  =      0      PC     =   0.75          MC    =   0.33
+  AJC    =  -0.5        CJCP  =  3e-15          PS    =   0.75
+  MS     =   0.33      AJS    =  -0.5          IBEI  =1.484e-23
+  WBE    =      1      NEI    =   1.302         IBEN  =6.096e-18
+  NEN    =   2.081      IBCI  =5.618e-24         NCI   =   1.11
+  IBCN  =3.297e-14      NCN   =      2          AVC1  =      0
+  AVC2  =      0      ISP    =      0          WSP   =      1
+  NFP    =      1      IBEIP  =      0          IBENP  =      0
+  IBCIP  =      0      NCIP   =      1          IBCNP  =      0
+  NCNP   =      2      VEF    =   800          VER   =   700
+  IKF    =      0      IKR    =      0          IKP   =      0

```

+ TF = 2.3e-12	QTF = 0	XTF = 0
+ VTF = 0	ITF = 0	TR = 0
+ TD = 1e-15	KFN = 0	AFN = 1
+ BFN = 1	XRE = 2	XRBI = 2
+ XRCI = 2	XRS = 2	XVO = 0
+ EA = 1.1095	EAIE = 1.489271	EAIC = 1.489271
+ EAIS = 1.12	EANE = 1.489271	EANC = 1.489271
+ EANS = 1.12	XIS = 3	XII = 3
+ XIN = 3	TNF = 0	TAVC = 0
+ RTH = 159.177	CTH = 0	VRT = 0
+ ART = 0.1	CCSO = 0	QBM = 0
+ NKF = 0.5	XIKF = 0	XRCX = 2
+ XRBX = 2	XRBP = 0	ISRR = 1
+ XISR = 0	DEAR = 0	EAP = 1.12
+ VBBE = 0	NBBE = 1	IBBE = 1e-06
+ TVBBE1 = 0	TVBBE2 = 0	TNBBE = 0
+ EBBE = 0		

```
.ac dec 10 100x 20g
.print ac y11(r) y11(i) y11(m) y11(p)
.print ac y12(r) y12(i) y12(m) y12(p)
.print ac y21(r) y21(i) y21(m) y21(p)
.print ac y22(r) y22(i) y22(m) y22(p)
.print v(t1)
.end
```

```
***** VBIC99 level9 DC test *****
```

```
.options gmin=1.0e-13

vbe bx 0 0
vcb cx bx 0
vib bx b 0
vic cx c 0
rxth dt 0 1e12

ve ex 0 0
vie ex e 0
vs sx 0 0
vis sx s 0

.temp 27
ql c b e s dt vbic area=1 m=1
.model vbic npn level=9
```

```

+tref = 27.0    rcx = 10.0    rci = 60.0    vo = 2.0
+gamm = 2e-11  hrcf = 2.0    rbx = 10.0    rbi = 40.0
+re = 2.0      rs = 20.0    rbp = 40.0    is = 1.0e-16
+nf = 1.0      nr = 1.0    fc = 0.9    cbeo = 0.0
+cje = 1.0e-13  pe = 0.75    me = 0.33    aje = -0.5
+cbco = 0.0    cjc = 2e-14    qco = 1e-12    cjep = 1e-13
+pc = 0.75     mc = 0.33    ajc = -0.5    cjcp = 4e-13
+ps = 0.75     ms = 0.33    ajs = -0.5    ibei = 1.0e-18
+wbe = 1.0     nei = 1.0    iben = 5.0e-15 nen = 2.0
+ibci = 2.0e-17 nci = 1.0    ibcn = 5.0e-15 ncn = 2.0
+avcl = 2.0    avc2 = 15.0    isp = 1.0e-15 wsp = 1.0
+nfp = 1.0     ibeip = 0.0    ibenp = 0.0    ibcip = 0.0
+ncip = 1.0    ibcnp = 0.0    ncnp = 2.0    vef = 10.0
+ver = 4.0     ikf = 2e-3    ikr = 2e-4    ikp = 2e-4
+tf = 10e-12   qtf = 0.0    xtf = 20.0    vtf = 0.0
+itf = 8e-2    tr = 100e-12 td = 1e-20
+kfn = 0.0     afn = 1.0    bfn = 1.0    xre = 0
+xrbi = 0      xrci = 0    xrs = 0      xvo = 0
+ea = 1.12     eaie = 1.12    eaic = 1.12    eais = 1.12
+eane = 1.12   eanc = 1.12    eans = 1.12    xis = 3.0
+xii = 3.0     xin = 3.0    tn timer = 0.0    tavg = 0.0
+rtth = 300.0   cth = 0.0    vrt = 0.0    art = 0.1
+ccso = 0.0    qbm = 0.0    nkf = 0.5
+xikf = 0      xrcx = 0    xrbx = 0      xrbp = 0
+isrr = 1.0    xisr = 0.0    dear = 0.0    eap = 1.12
+vbbe = 0.0    nbbe = 1.0    ibbe = 1.0e-6 tvbbel = 0.0
+tvbbe2 = 0.0   tn timer = 0.0    ebbe = 0.0

.dc vbe 0.5 1.0 0.02
.print dc i(vib) i(vic) i(vie) i(vis) v(dt)
.end

```

```

-----
***** VBIC99 level 9 Transient test *****
.options numdgt=5 itll=500 list node post
+ $ i use this line to invoke mwaves

.width out=80
ql 3 2 0 0 t vbic99 tnodeout
.op
.tran 50p 50n
.print tran v(1) v(2) v(3) v(4) v(t)

```

```

v 4 0 dc 5.0
vin 1 0 dc 2.5 pulse (0 5 0 1n 1n 10n 25n)
r1 1 2 100
r2 3 4 10k
rxth t 0 1e12

.model vbic99 npn level=9

+  LEVEL =      9          TREF = 300.15          RCX  =   10.26
+  RCI  =   0.001          VO   =      0          GAMM =      0
+  HRCF =      0          RBX  = 122.23          RBI  =   0.001
+  RE   =  17.61          RS   =      1          RBP  =      1
+  IS   = 4.70047e-25      NF   = 1.09575         NR   =   1.02
+  FC   =      0.9        CBEO =      0          CJE  =  7e-15
+  PE   =      0.75       ME   =      0.33       AJE  =  -0.5
+  CBCO =      0          CJC  = 1.1e-14          QCO  =      0
+  CJEP =      0          PC   =      0.75        MC   =      0.33
+  AJC  =  -0.5          CJCP = 3e-15          PS   =      0.75
+  MS   =      0.33       AJS  =  -0.5          IBEI  = 1.484e-23
+  WBE  =      1          NEI  =      1.302       IBEN  = 6.096e-18
+  NEN  =      2.081      IBCI = 5.618e-24       NCI  =      1.11
+  IBCN = 3.297e-14       NCN  =      2          AVC1 =      0
+  AVC2 =      0          ISP  =      0          WSP  =      1
+  NFP  =      1          IBEIP =      0         IBENP =      0
+  IBCIP =      0         NCIP  =      1         IBCNP =      0
+  NCNP =      2          VEF  =      800         VER  =      700
+  IKF  =      0          IKR  =      0          IKP  =      0
+  TF   = 2.3e-12         QTF  =      0          XTF  =      0
+  VTF  =      0          ITF  =      0          TR   =      0
+  TD   = 1e-15          KFN  =      0          AFN  =      1
+  BFN  =      1          XRE  =      2          XRBI  =      2
+  XRCI =      2          XRS  =      2          XVO  =      0
+  EA   = 1.1095          EAIE  = 1.489271       EAIC  = 1.489271
+  EAIS =      1.12       EANE  = 1.489271       EANC  = 1.489271
+  EANS =      1.12       XIS  =      3          XII  =      3
+  XIN  =      3          TNF  =      0          TAVC =      0
+  RTH  = 159.177        CTH  =      0          VRT  =      0
+  ART  =      0.1        CCSO =      0          QBM  =      0
+  NKF  =      0.5       XIKF  =      0          XRCX  =      2
+  XRBX =      2          XRBP  =      0          ISRR  =      1
+  XISR =      0          DEAR  =      0          EAP  =      1.12
+  VBBE =      0          NBBE  =      1          IBBE  = 1e-06
+  TVBBE1 =      0       TVBBE2 =      0          TNBBE  =      0
+  EBBE =      0

.end

```

VBIC99 Notes for HSPICE Users

1. Set Level to 9, to identify the model as a VBIC99 bipolar junction transistor model.
2. The reference temperature, TREF, equals 27 degrees.
3. The VBIC99 model is not supported with AREA scaling, Multiplication scaling is supported. In HSPICE, the default AREA value is 1.0.
4. Self-heating is enabled for this model. Model parameters are RTH and CTH.

Level 10 Phillips MODELLA Bipolar Model

The Philips MODELLA, Level 10 provides a highly-accurate compact model for lateral pnp integrated circuit transistors. This model is based directly on device physics. It uses a physical modelling approach where the main currents and charges are independently related to bias-dependent minority carrier concentrations. It also models current crowding effects, high injection effect, and a bias-dependent output impedance.

Model Parameters

Table 4-61: BJT Level 10 Transistor Parameters (Sheet 1 of 5)

Name (Alias)	Units	Default	Description
LEVEL		10	Model level
IS	A	1.80e-16	A Collector-emitter saturation current
BF		131.00	Ideal forward common-emitter current gain
IBF	A	2.60e-14	A Saturation current of non-ideal forward base current
VLF	V	0.54	V Cross-over voltage of non-ideal forward base current
IK	A	1.10e-4	A High injection knee current
XIFV		0.43	Vertical fraction of forward current
EAFL	V	20.50	Early voltage of the lateral forward current component at zero collector-base bias
EAFV	V	75.00	Early voltage of the vertical forward current component at zero collector-base bias

Table 4-61: BJT Level 10 Transistor Parameters (Sheet 2 of 5)

Name (Alias)	Units	Default	Description
BR		25.00	Ideal reverse common-emitter current gain
IBR	A	1.20e-13	Saturation current of non-ideal reverse base current
VLR	V	0.48	Cross-over voltage of non-ideal reverse base current
XIRV		0.43	Vertical fraction of reverse current
EARL	V	13.10	Early voltage of the lateral reverse current component at zero emitter-base bias
EARV	V	104.00	Early voltage of the vertical reverse current component at zero emitter-base bias
XES		2.70e-3	Ratio between saturation current of e-b-s transistor and e-b-c transistor
XHES		0.70	Fraction of substrate current of e-b-s transistor subject to high injection
XCS		3.00	Ratio between the saturation current of c-b-s transistor and c-b-e transistor
XHCS		1.00	Fraction of substrate current of c-b-s transistor subject to high injection
ISS	A	4.00e-13	Saturation current of substrate-base diode
RCEX	W	5.00	External part of the collector resistance
RCIN	W	47.00	Internal part of the collector resistance
RBCC	W	10.00	Constant part of the base resistance RBC
RBCV	W	10.00	Variable part of the base resistance RBC

Table 4-61: BJT Level 10 Transistor Parameters (Sheet 3 of 5)

Name (Alias)	Units	Default	Description
RBEC	W	10.00	Constant part of the base resistance RBE
RBEV	W	50.00	Variable part of the base resistance RBE
REEX	W	27.00	External part of the emitter resistance
REIN	W	66.00	Internal part of the emitter resistance
RSB	W	1.00e15	Substrate-base leakage resistance
TLAT	S	2.40e-9	Low injection (forward and reverse) transit time of charge stored in the epilayer between emitter and collector
TFVR	S	3.00e-8	Low injection forward transit time due to charge stored in the epilayer under the emitter
TFN	S	2.00e-10	Low injection forward transit time due to charge stored in the emitter and the buried layer under the emitter
CJE	F	6.10e-14	Zero-bias emitter-base depletion capacitance
VDE	V	0.52	Emitter-base diffusion voltage
PE		0.30	Emitter-base grading coefficient
TRVR	S	1.00e-9	Low injection reverse transit time due to charge stored in the epilayer under the collector
TRN	S	3.00e-9	Low injection reverse transit time due to charge stored in the collector and the buried layer under the collector
CJC	F	3.90e-13	Zero-bias collector-base depletion capacitance
VDC	V	0.57	Collector-base diffusion voltage

Table 4-61: BJT Level 10 Transistor Parameters (Sheet 4 of 5)

Name (Alias)	Units	Default	Description
PC		0.36	Collector-base grading coefficient
CJS	F	1.30e-12	Zero-bias substrate-base depletion capacitance
VDS	V	0.52	Substrate-base diffusion voltage
PS		0.35	Substrate-base grading coefficient
TREF	°C	25.00	Reference temperature of the parameter set
DTA	°C	0.00	Difference between the device temperature and the ambient analysis temperature
VGEB	V	1.206	Bandgap voltage of the emitter-base depletion region
VGCB	V	1.206	Bandgap voltage of the collector-base depletion region
VGSB	V	1.206	Bandgap voltage of the substrate-base depletion region
VGB	V	1.206	Bandgap voltage of the base between emitter and collector
VGE	V	1.206	Bandgap voltage of the emitter
VGJE	V	1.123	Bandgap voltage recombination emitter-base junction
AE		4.48	Temperature coefficient of BF
SPB		2.853	Temperature coefficient of the epitaxial base hole mobility
SNB		2.60	Temperature coefficient of the epitaxial base electron mobility

Table 4-61: BJT Level 10 Transistor Parameters (Sheet 5 of 5)

Name (Alias)	Units	Default	Description
SNBN		0.30	Temperature coefficient of buried layer electron mobility
SPE		0.73	Temperature coefficient of emitter hole mobility
SPC		0.73	Temperature coefficient of collector hole mobility
SX		1.00	Temperature coefficient of combined minority carrier mobilities in emitter and buried layer
KF		0.00	Flicker noise coefficient
AF		1.00	Flicker noise exponent
EXPHI		0.00	rad Excess phase shift

Equivalent Circuits

Figure 4-16: Large-signal Equivalent Circuit





Figure 4-17: Small-signal Equivalent Circuit



DC Operating Point Output

The DC operating point output facility gives information on the state of a device at its operation point. Figure 1 shows the DC large signal equivalent circuit. The small signal equivalent circuit is given in figure 2.

REEX, *REIN*, *RCIN* and *RCEX* are constant resistors.

$$dI_{LAT} = g_{FL} dV_{E1B} - g_{rL} dV_{C1B}$$

$$dI_{FVER} = g_{11} dV_{E2B1} + g_{12} dV_{C1B}$$

$$dI_{RVER} = g_{21} dV_{E1B} + g_{22} dV_{C2B2}$$

$$dI_{B1B} = G_{IBE} dV_{E2B1}$$

$$dI_{B2B} = G_{IBC} dV_{C2B2}$$

$$dI_{\Pi L} = j\omega C_{\Pi L} dV_{C1B}$$

$$dI_{\mu L} = j\omega C_{\mu L} dV_{E1B}$$

$$dI_{SE} = G_{ISE} dV_{E2B1}$$

$$dI_{SC} = G_{ISC} dV_{C2B2}$$

Name (Alias)	Description
GFL	Forward conductance, lateral path.: $\partial I_{FLAT} / \partial V_{E1B1}$
GRL	Reverse conductance, lateral path.: $\partial I_{RLAT} / \partial V_{C1B}$
G11	Forward conductance, vertical path.: $\partial I_{FVER} / \partial V_{E2B1}$
G12	Collector Early-effect on I _{FVER} : $\partial I_{FVER} / \partial V_{C1B}$
G21	Emitter Early-effect on I _{RVER} : $\partial I_{RVER} / \partial V_{E1B}$
G22	Reverse conductance, vertical path.: $\partial I_{RVER} / \partial V_{C2B2}$
GPI	Conductance e-b junction: $\partial (I_{RE} + I_{LE}) / \partial V_{E2B1}$
GMU	Conductance c-b junction: $\partial (I_{RC} + I_{LC}) / \partial V_{C2B2}$
GSB	Conductance s-b junction: $\partial I_{SF} / \partial V_{SB} + 1/R_{SB}$

Name (Alias)	Description
CPIL	Forward diffusion cap., lateral path: $\partial Q_{FLAT} / \partial V_{E1B}$
CPIV	Forward total capacitance, vertical path: $\partial (Q_{TE} + Q_{FVER} + Q_{FN}) / \partial V_{E2B1}$
CMUL	Reverse diffusion capacitance, lateral path: $\partial Q_{RLAT} / \partial V_{C1B}$
CMUV	Reverse total capacitance, vertical path: $\partial (Q_{tc} + Q_{rver} + Q_m) / \partial V_{C2B2}$
CSB	Total capacitance s-b junction: $\partial Q_{TS} / \partial V_{SB} + \partial Q_{SD} / \partial V_{SB}$

Model Equations

Early Factors

The Early factors for the components of the main current I_P are derived from the variation of the depletion widths in the base relative to the base width itself.

Early factor of the lateral current components

$$FLAT = hyp_1 \left\{ 1 - \left(\frac{\sqrt[4]{\left(1 - \frac{V_{E1B}}{VD_T}\right)^2 + \delta}}{1 + \frac{EARL}{2VD_T}} - \frac{\sqrt[4]{\left(1 - \frac{V_{C1B}}{VD_T}\right)^2 + \delta}}{1 + \frac{EAFV}{2VD_T}} \right) \cdot \delta_E \right\}$$

Early factor of the forward vertical current component

$$FFVER = hyp_1 \left\{ 1 - \left(\frac{\sqrt[4]{\left(1 - \frac{V_{E2B1}}{VD_T}\right)^2 + \delta}}{1 + \frac{EARV}{2VD_T}} - \frac{\sqrt[4]{\left(1 - \frac{V_{C1B}}{VD_T}\right)^2 + \delta}}{1 + \frac{EAFV}{2VD_T}} \right) \cdot \delta_E \right\}$$

Early factor of the reverse vertical current component

$$FRVER = hyp_1 \left\{ 1 - \left[\frac{\sqrt[4]{\left(1 - \frac{V_{E1B}}{VD_T}\right)^2 + \delta}}{1 + \frac{EARV}{2VD_T}} - \frac{\sqrt[4]{\left(1 - \frac{V_{C2B2}}{VD_T}\right)^2 + \delta}}{1 + \frac{EAFV}{2VD_T}} \right] \cdot \delta_E \right\}$$

Model parameters:

- EAFL
- EAFV
- EARL
- EARV

Currents

Ideal diodes

The ideal diode equations are as follows.

$$If1 = Is(e^{V_{e1b}/V_t} - 1)$$

$$If2 = Is(e^{V_{e2b1}/V_t} - 1)$$

$$Ir1 = Is(e^{V_{c1b}/V_t} - 1)$$

$$Ir2 = Is(e^{V_{c2b2}/V_t} - 1)$$

model parameter: Is

Main current Ip

The main current is as follows.

$$Ip = I_{flat} + I_{fver} - I_{rlat} - I_{rver}$$

Forward currents— I_{flat} and I_{fver}

The main forward current is separated into lateral and vertical components, originating from the emitter-base junction sidewall and bottom, respectively. These formulations include Early and high injection effects. Because the two currents depend on different internal emitter-base junction voltages, emitter current crowding is also modelled. The lateral forward current component (I_{flat}) is:

$$I_{flat} = \left(\frac{4 \times (1 - X_{ifv}) \times I_{f1}}{3 + \sqrt{1 + 16 \times \frac{I_{f1}}{I_k}}} \right) \div F_{flat}$$

The vertical forward current component (I_{fver}) is;

$$I_{fver} = \left(\frac{4 \times X_{ifv} \times I_{f2}}{3 + \sqrt{1 + 16 \times \frac{I_{f2}}{I_k}}} \right) \div F_{fver}$$

Model parameters:

- X_{ifv}
- I_k

Reverse currents— I_{rlat} and I_{rver}

The main reverse current is separated into lateral and vertical components, originating from the collector-base junction sidewall and bottom, respectively. These formulations include Early and high injection effects. Because the two currents depend on different internal collector-base junction voltages, collector current crowding is also modelled.

The lateral reverse current component (I_{rlat}) is:

$$I_{rlat} = \left(\frac{4 \times (1 - X_{irv}) \times I_{r1}}{3 + \sqrt{1 + 16 \times \frac{I_{r1}}{I_k}}} \right) \div F_{lat}$$

The vertical reverse current component (I_{rver}) is:

$$I_{rver} = \left(\frac{4 \times X_{irv} \times Ir2}{3 + \sqrt{1 + 16 \times \frac{Ir2}{Ik}}} \right) \div Frver$$

Model parameter: X_{irv}

Base Current

Forward components

The total forward base current is composed of an ideal and a non-ideal component. Both components depend on the bottom part of the emitter-base junction.

Ideal component:

$$I_{re} = \frac{I_{f2}}{B_f}$$

Non-ideal component:

$$I_{le} = \frac{I_{bf} \times (e^{V_{e2b1}/V_t} - 1)}{e^{V_{e2b1}/2V_t} + e^{V_{lf}/2V_t}}$$

Model parameters:

- B_f
- I_{bf}
- V_{if}

Reverse components

The total reverse base current is composed of an ideal and a non-ideal component. Both components depend on the bottom part of the collector-base junction.

Ideal component:

$$I_{rc} = \frac{I_{r2}}{B_r}$$

Non-ideal component:

$$I_{lc} = \frac{I_{br} \times (e^{V_{c2b2}/V_t} - 1)}{e^{V_{c2b2}/2V_t} + e^{V_{lt}/2V_t}}$$

Model parameters:

- B_r
- I_{br}
- V_{lr}

Substrate current

Forward components

The forward substrate component depends on the bottom part of the emitter-base junction. It consists of an ideal component, and a component subject to high injection effects. The *XHES* parameter determines the fraction that is subject to high injection.

$$I_{se} = (1 - X_{hes}) \times X_{es} \times I_f + \frac{4 \times X_{hes} \times X_{es} \times I_f^2}{3 + \sqrt{1 + 16 \times \frac{I_f^2}{I_k}}}$$

Model parameters:

- X_{es}
- X_{hes}

Reverse components

The reverse substrate component depends on the bottom part of the collector-base junction. It consists of an ideal component, and a component subject to high injection effects. The *XHCS* parameter determines the fraction that is subject to high injection.

$$I_{sc} = (1 - X_{hcs}) \times X_{cs} \times I_{r2} + \frac{4 \times X_{hcs} \times X_{cs} \times I_{r2}}{3 + \sqrt{1 + 16 \times \frac{I_{r2}}{I_k}}}$$

Model parameters:

- X_{cs}
- X_{hcs}

Additional Substrate and Base current

An ideal diode models the substrate-base junction. You can use the reverse leakage current of this junction to model the zero-crossover phenomena, sometimes observed in the base current at low bias conditions and high temperatures.

$$I_{sf} = I_{ss} \times (e^{V_{sb}/V_t} - 1)$$

Model parameter: I_{ss}

Charges

Depletion Charges

The Poon-Gummel formulation is used to model the depletion charges.

Emitter-base depletion charge

$$Q_{te} = \frac{-C_{je}}{1 - P_e} \times \left\{ \frac{V_{de} - V_{e2b1}}{\left[\left(1 - \frac{V_{e2b1}}{V_{de}} \right)^2 + \delta \right]^{\frac{P_e}{2}}} \right\}$$

Model parameters:

- C_{je}
- V_{de}
- P_e

Collector-base depletion charge

$$Q_{tc} = \frac{-C_{jc}}{1 - P_c} \times \left\{ \frac{V_{dc} - V_{c2b2}}{\left[\left(1 - \frac{V_{c2b2}}{V_{dc}} \right)^2 + \delta \right]^{\frac{P_c}{2}}} \right\}$$

Model parameters:

- C_{jc}
- V_{dc}
- P_c

Substrate-base depletion charge

$$Q_{ts} = \frac{-C_{js}}{1 - P_s} \times \left\{ \frac{V_{ds} - V_{sb}}{\left[\left(1 - \frac{V_{sb}}{V_{ds}} \right)^2 + \delta \right]^{\frac{P_s}{2}}} \right\}$$

Model parameters:

- C_{js}
- V_{ds}
- P_s

Forward Stored Charges

Storing forward-active charges consists of three main components.

1. Charge stored in epitaxial base region between emitter and collector:

$$Q_{flat} = T_{lat} \times I_k \times \left(\sqrt{1 + 16 \times \frac{I_f^1}{I_k}} - 1 \right) \times \frac{F_{lat}}{8}$$

2. Charge stored in epitaxial base region under emitter:

$$Q_{fver} = T_{fvr} \times I_k \times \left(\sqrt{1 + 16 \times \frac{I_f^2}{I_k}} - 1 \right) \times \frac{1}{8}$$

3. Charge stored in emitter and buried layer under emitter:

$$Q_{fn} = T_{fn} \times I_f^2$$

Reverse Stored Charges

Storing reverse-active charges consists of three main components.

1. Charge stored in epitaxial base region between emitter and collector:

$$Q_{rlat} = T_{lat} \times I_k \times \left(\sqrt{1 + 16 \times \frac{I_{r1}}{I_k}} - 1 \right) \times \frac{I_{lat}}{8}$$

2. Charge stored in epitaxial base region under collector:

$$Q_{rver} = T_{rvr} \times I_k \times \left(\sqrt{1 + 16 \times \frac{I_{r2}}{I_k}} - 1 \right) \times \frac{1}{8}$$

3. Charge stored in collector and buried layer under collector:

$$Q_{rn} = T_{rn} \times I_{r2}$$

Substrate-base Stored Charge

Charge stored in the substrate and the base, due to the substrate-base junction. This charge storage occurs only when the substrate-base junction is forward biased:

$$Q_{sd} = T_{sd} \times I_{sf}$$

Note: T_{sd} is a constant.

Series Resistances

The emitter includes the following series resistance:

- R_{ex} —constant
- R_{in} —constant

The collector includes the following series resistance:

- R_{cx} —constant
- R_{cin} —constant

The conductivity modulation of the base resistances is derived from the fact that the voltage drop across the epitaxial layer, is inversely proportional to the electron concentration under the emitter and collector.

Base resistance under the emitter:

$$R_{be} = R_{bec} + \frac{2 \times R_{bev}}{\sqrt{1 + 16 \times \frac{I_f^2}{I_k}}}$$

Base resistance under the collector:

$$R_{bc} = R_{bcc} + \frac{2 \times R_{bcv}}{\sqrt{1 + 16 \times \frac{I_r^2}{I_k}}}$$

The R_b resistance models the ohmic leakage, across the substrate-base junction.

Noise Equations

For noise analysis current sources are added to the small signal equivalent circuit. In these equations:

- f represents the operation frequency of the transistor.
- Δf is the bandwidth.

When measured at 1 Hz, a noise density is obtained.

Thermal Noise

$$\overline{iN^2_{REEX}} = \frac{4 \cdot k \cdot Tk}{REEX} \cdot \Delta f$$

$$\overline{iN^2_{REIN}} = \frac{4 \cdot k \cdot Tk}{REIN} \cdot \Delta f$$

$$\overline{iN^2_{RCIN}} = \frac{4 \cdot k \cdot Tk}{RCIN} \cdot \Delta f$$

$$\overline{iN^2_{RCEX}} = \frac{4 \cdot k \cdot Tk}{RCEX} \cdot \Delta f$$

$$\overline{iN^2_{RBE}} = \frac{4 \cdot k \cdot Tk}{RBE} \cdot \Delta f$$

$$\overline{iN^2_{RBC}} = \frac{4 \cdot k \cdot Tk}{RBC} \cdot \Delta f$$

$$\overline{iN^2_{RSB}} = \frac{4 \cdot k \cdot Tk}{RSB} \cdot \Delta f$$

Lateral Collector Current Shot Noise

$$\overline{iN^2_{CLAT}} = 2 \cdot q \cdot |I_{FLAT} - I_{RLAT}| \cdot \Delta f$$

Vertical Collector Current Shot Noise

$$\overline{iN^2_{CVER}} = 2 \cdot q \cdot |I_{FVER} - I_{RVER}| \cdot \Delta f$$

Forward-base Current Shot Noise and 1/f Noise

$$\overline{iN_B^2} = 2 \cdot q \cdot |I_{RE} + I_{LE}| \cdot \Delta f + \frac{KF \cdot MULT^{1-AF} \cdot |I_{RE} + I_{LE}|^{AF}}{f} \cdot \Delta f$$

Temperature Dependence of the Parameters

$$Tk = T_{ref} + 273.16$$

$$Tn = \frac{Temp}{T_{ref} + 273.16}$$

$$Ti = \frac{1}{T_{ref} + 273.16} - \frac{1}{Temp}$$

Series Resistance

$$RCIN_T = RCIN \times T_N^{SPC}$$

$$RBCC_T = RBCC \times T_N^{SNBN}$$

$$RBCV_T = RBCV \times T_N^{SNB}$$

$$RBEC_T = RBEC \times T_N^{SNBN}$$

$$RBEV_T = RBEV \times T_N^{SNB}$$

REEX and RCEX are assumed to be temperature independent.

Depletion Capacitances

$$VD_{xt} = -3k \frac{TEMP}{q} \cdot \ln(T_N) + VD_x \cdot T_N + (1 - T_N) \cdot V_{gap}$$

$$CJ_{xt} = CJ_x \cdot \left(\frac{VD_x}{VD_{xt}} \right)^{PX}$$

Emitter-base Junction

$$V_{gap} = V_{GEB}, x = E$$

Collector-base Junction

$$V_{gap} = V_{GCB}, x = C$$

Substrate-base Junction

$$V_{gap} = V_{GSB}, x = S$$

Temperature Dependence of the Other Parameters

$$VD_T = -3k \frac{TEMP}{q} \cdot \ln(T_N) + VD \cdot T_N + (1 - T_N) \cdot VGB$$

$$EAF_{L_T} = EAF_L \cdot \sqrt{\frac{VD_T}{VD}}$$

$$EAR_{L_T} = EAR_L \cdot \sqrt{\frac{VD_T}{VD}}$$

$$EAF_{V_T} = EAF_V \cdot \sqrt{\frac{VD_T}{VD}}$$

$$EAR_{V_T} = EAR_V \cdot \sqrt{\frac{VD_T}{VD}}$$

$$IS_T = IS \cdot T_N^{(4.0-SPB)} \cdot \exp\left(q \cdot VGB \cdot \frac{T_I}{k}\right)$$

$$BF_T = BF \cdot T_N^{(AE-SPB)} \cdot \exp\left\{q \cdot (VGB - VGE) \cdot \frac{T_I}{k}\right\}$$

$$IBF_T = IBF \cdot T_N^2 \cdot \exp\left\{q \cdot (VGJE / 2) \cdot \frac{T_I}{k}\right\}$$

$$IK_T = IK \cdot T_N^{(1-SPB)}$$

$$BR_T = BR \cdot \frac{BF_T}{BF}$$

$$IBR_T = IBR \cdot \frac{IBF_T}{IBF}$$

$$ISS_T = ISS \cdot T_N^{-2} \cdot \exp\left\{q \cdot V_{GSB} \cdot \frac{T_i}{k}\right\}$$

$$TLAT_T = TLAT \cdot T_N^{(SPB-1.0)}$$

$$TFVR_T = TFVR \cdot \frac{TLAT_T}{TLAT}$$

$$TFN_T = TFN \cdot T_N^{(SX-1.0)}$$

$$TRVR_T = TRVR \cdot \frac{TLAT_T}{TLAT}$$

$$TRN_T = TRN \cdot \frac{TFN_T}{TFN}$$

All other model parameters are assumed to be temperature-independent.

Level 11 UCSD HBT Model

The UCSD High Speed Devices Group, in collaboration with the HBT Model Working Group, has been developing better SPICE models for heterojunction bipolar transistors (HBTs). The HSPICE implementation of the UCSD HBT MODEL is based on the web site:

<http://hbt.ucsd.edu>

Using the UCSD HBT Model

1. Set BJT Level=11.
2. The default room temperature is 25° C in the Avant! Star-Hspice and Star-Sim simulators (and their XT versions), but is 27° C in most other simulators. When comparing to other simulators, do one of the following:
 - set the simulation temperature to 27, or
 - set TEMP 27, or
 - set .OPTIONS TNOM=27
3. The *set* model parameter should always include the model reference temperature, TREF. The default value for TREF is 27.
4. You can use DTEMP with this model, to increase the temperature of individual elements, relative to the circuit temperature. Set its value on the element line.
5. The self-heating calculation and thermal terminals have been added in the UCSD HBT Model, but not in the Avant! True-Hspice model.

Description of Parameters

Parameter	Significance	Units	Default
BKDN	flag denoting that BC breakdown should be included	logic	false
TREF	temperature at which model parameters are given	C	27
IS	saturation value for forward collector current	A	1e-25
NF	forward collector current ideality factor	-	1
NR	reverse current ideality factor	-	1
ISA	collector current EB barrier limiting current	A	1e10
NA	collector current EB barrier ideality factor	-	2
ISB	collector current BC barrier limiting current	A	1e10
NB	collector current BC barrier ideality factor	-	2
VAF	forward Early voltage	V	1000
VAR	reverse Early voltage	V	1000
IK	knee current for dc high injection effect	A	1e10
BF	forward ideal current gain	-	10000
BR	reverse ideal current gain	-	10000
ISE	saturation value for non-ideal base current	A	1e-30
NE	ideality factor for non-ideal forward base current	-	2
ISEX	saturation value for emitter leakage diode	A	1e-30
NEX	ideality factor for emitter leakage diode	-	2
ISC	saturation value for intrinsic bc junction current	A	1e-30

Parameter	Significance	Units	Default
NC	ideality factor for intrinsic bc junction current	-	2
ISCX	saturation value for extrinsic bc junction current	A	1e-30
NCX	ideality factor for extrinsic bc junction current	-	2
FA	Factor for specification of avalanche voltage	-	0.9
BVC	collector-base breakdown voltage BVcbo	V	1000
NBC	exponent for BC multiplication factor vs voltage	-	8
ICS	saturation value for collector-substrate current	A	1e-30
NCS	ideality factor for collector-substrate current	-	2
RE	Emitter resistance	ohm	0
REX	Extrinsic emitter leakage diode series resistance	ohm	0
RBX	Extrinsic base resistance	ohm	0
RBI	Intrinsic base resistance	ohm	0
RCX	Extrinsic collector resistance	ohm	0
RCI	Intrinsic collector resistance	ohm	0
CJE	BE depletion capacitance at zero bias	F	0
VJE	BE diode built-in potential for Cj estimation	V	1.6
MJE	Exponent for voltage variation of BE Cj	-	0.5
CEMIN	Minimum BE capacitance	F	0
FCE	Factor for start of high bias BE Cj approximation	-	0.8
CJC	Intrinsic BC depletion capacitance at zero bias	F	0

Parameter	Significance	Units	Default
VJC	Intrinsic BC diode built-in potential for Cj estimation	V	1.4
MJC	Exponent for voltage variation of Intrinsic BC Cj	-	0.33
CCMIN	Minimum value of intrinsic BC Cj	F	0
FC	Factor for start of high bias BC Cj approximation	-	0.8
CJCX	Extrinsic BC depletion capacitance at zero bias	F	0
VJCX	Extrinsic BC diode built-in potential for Cj estimation	V	1.4
MJCX	Exponent for voltage variation of Extrinsic BC Cj	-	0.33
CXMIN	Minimum extrinsic Cbc	F	0
XCJC	Factor for partitioning extrinsic BC Cj	-	1
CJS	Collector-substrate depletion capacitance (0 bias)	F	0
VJS	CS diode built-in potential for Cj estimation	V	1.4
MJS	Exponent for voltage variation of CS Cj	-	0.5
TFB	Base transit time	S	0
TBEXS	Excess BE heterojunction transit time	S	0
TBCXS	Excess BC heterojunction transit time	S	0
TFC0	Collector forward transit time	S	0
ICRIT0	Critical current for intrinsic Cj variation	A	1e3

Parameter	Significance	Units	Default
ITC	Characteristic current for TFC	A	0
ITC2	Characteristic current for TFC	A	0
VTC	Characteristic voltage for TFC	V	1e3
TKRK	Forward transit time for Kirk effect	S	0
VKRK	Characteristic Voltage for Kirk effect	V	1e3
IKRK	Characteristic current for Kirk effect	A	1e3
TR	Reverse charge storage time, intrinsic BC diode	S	0
TRX	Reverse charge storage time, extrinsic BC diode	S	0
FEX	Factor to determine excess phase	-	0
KFN	BE flicker noise constant	-	0
AFN	BE flicker noise exponent for current	-	1
BFN	BE flicker noise exponent for frequency	-	1
XTI	Exponent for IS temperature dependence	-	2
XTB	Exponent for beta temperature dependence	-	2
TNE	Coefficient for NE temperature dependence	-	0
TNC	Coefficient for NC temperature dependence	-	0
TNEX	Coefficient for NEX temperature dependence	-	0
EG	Activation energy for IS temperature dependence	V	1.5
EAE	Activation energy for ISA temperature dependence	V	0

Parameter	Significance	Units	Default
EAC	Activation energy for ISB temperature dependence	V	0
EAA	Added activation energy for ISE temp dependence	V	0
EAB	Added activation energy for ISC temp dependence	V	0
EAX	Added activation energy for ISEX temp dependence	V	0
XRE	Exponent for RE temperature dependence	-	0
XREX	Exponent for REX temperature dependence	-	0
XRB	Exponent for RB temperature dependence	-	0
XRC	Exponent for RC temperature dependence	-	0
TVJE	Coefficient for VJE temperature dependence	V/C	0
TVJCX	Coefficient for VJCX temperature dependence	V/C	0
TVJC	Coefficient for VJC temperature dependence	V/C	0
TVJS	Coefficient for VJS temperature dependence	V/C	0
XTITC	Exponent for ITC temperature dependence	-	0
XTITC2	Exponent for ITC2 temperature dependence	-	0
XTTF	Exponent for TF temperature dependence	-	0
XTTKRK	Exponent for TKRK temperature dependence	-	0
XTVKRK	Exponent for VKRK temperature dependence	-	0
XTIKRK	Exponent for IKRK temperature dependence	-	0

Model Equations

Current Flow

This section describes seven different current flow calculations for the Avant! True-Hspice Level 11 BJT model.

Intrinsic collector current contributions

This model computes the electron flow between Ei and Ci nodes, using equations similar to the Gummel-Poon model, with modifications to take into account the potential spike that can appear at the base-emitter or base-collector junctions of HBTs. This model separates the electron current into forward and reverse components, Icf and Icr.

$$I_{cf} = I_S * [\exp(qV_{bei}/NF/KT) - 1] / D$$

$$I_{cr} = I_S * [\exp(qV_{bci}/NR/KT) - 1] / D$$

In these equations:

$$D = q_b + I_S * \exp(qV_{bei}/NA/KT) / I_{SA} + I_S * \exp(qV_{bci}/NB/KT) / I_{SB}$$

I_{SA} , I_{SB} , NA and NB are new parameters. I_{SA} and I_{SB} approximate the transition currents, from base-transport controlled, to potential-barrier controlled, current flow.

q_b partially retains the form of the standard BJT model (representing a fractional increase in the base charge associated with the bias changes).

$$q_b = q_{1/2} * [1 + (1 + 4 * q_2)^{0.5}]$$

$$q_1 = 1 / [1 - V_{bci}/V_{AF} - V_{bei}/V_{AR}]$$

$$q_2 = I_S / I_K * [\exp(qV_{bei}/NF/KT) - 1]$$

q_b omits the reverse knee current contribution. As noted below, q_b is not used to define the ac model in the fashion of the Gummel-Poon model.

The total collector current I_{cc} is:

$$I_{cc} = I_{cf} - I_{cr}$$

This formulation uses the IS, NF, VAF, VAR, and IK parameters, established in the SPICE BJT model, in addition to the ISA, ISB, NA, and NB parameters described above.

Intrinsic Base-Emitter Diode

Ideal and non-ideal components are included:

$$I_{be} = I_{cf} / BF + I_{SE} * [\exp (q V_{be} / NE / KT) - 1]$$

Extrinsic Base-Emitter Diode

The Level 11 model includes a diode connected between the Ex and E nodes, and an associated series resistance, Rex. You can use the diode and its resistance together, to model contributions from emitter edges.

$$I_{bex} = I_{SEX} * [\exp (q V_{bex} / NEX / KT) - 1]$$

Intrinsic Base-Collector Diode

Ideal and non-ideal components are included:

$$I_{bc} = I_{cr} / BR + I_{SC} * [\exp (q V_{bc} / NC / KT) - 1]$$

Intrinsic Base-Collector Breakdown Current

I_{bk} is current between the collector and base nodes, generated due to avalanche breakdown of the base-collector junction. If you set the BKDN parameter to **true**, then *I_{bk}* is determined according to:

$$I_{bk} = (M_f - 1) * I_{cf}$$

$$\text{Otherwise, } I_{bk} = 0$$

where:

- *M_f* is the multiplication factor associated with the BC junction at the specified voltage.
- *I_{cf}* is the forward electron current (as computed above, in the absence of multiplication).

M_f is calculated with a physically based expression, modified to avoid the singularity at *V_{bc}*=-BVC.

Mf depends exclusively on the intrinsic base-intrinsic collector voltage, Vbci. If -Vbci closely approaches or exceeds BVC (-Vbci > FA * BVC, with FA typically chosen to be 0.95), then the multiplication factor is computed according to a constant slope expression.

$$Mf = 1 / [1 - (-Vbci/BVC)^{NBC}] \text{ for } KTop/q < -Vbci < FA * BVC$$

$$Mf = 1 \text{ for } -Vbci > KTop/q$$

$$Mf = Mfl + gl * (-Vbci - FA * BVC) \text{ for } -Vbci > FA * BVC$$

where Mfl and gl are the values of Mf and its derivative, with respect to voltage, evaluated at the voltage -Vbci = FA * BVC:

$$Mfl = 1 / (1 - FA^{NBC})$$

$$gl = Mfl * (Mfl - 1) * NBC / (FA * BVC)$$

Extrinsic Base-Collector Diode

This diode has customary I-V characteristics, with its own saturation current and ideality factor.

$$Ibcx = ISCX * [\exp(q Vbcx / NCX / KTop) - 1]$$

Substrate-Extrinsic Collector Diode

This diode allows for conducting substrates, and is primarily of interest for SiGe HBTs.

$$Ics = ICS * [\exp(-q Vcs / NCS / KTop) - 1]$$

In accordance with the model topology, the external currents through the E, B, and C nodes are:

$$Ib = Ibei + Ibex - Ib_k + Ibci + Ibcx$$

$$Ic = Icc + Ib_k - Ibci - Ibcx - Ics$$

Charge Storage

This section describes five different charge storage calculations for the Avant! True-Hspice Level 11 BJT model.

Base-Emitter Charge

The overall charge stored at the base-emitter junction has components associated with the base-emitter depletion layer:

- Q_{bej} , which is current independent.
- Q_{bediff} , a collector current-dependent charge. Q_{bediff} corresponds to a portion of the base charge, and the (collector-current dependent) base-collector charge.

$$Q_{be} = Q_{bej} + Q_{bediff}$$

.Base-Emitter Depletion Charge, Q_{bej}

The depletion charge, Q_{bej} , follows equations standard for SPICE, modified to allow specification of a minimum capacitance C_{EMIN} (corresponding to reach-through to an $n+$ layer). It should be noted that (as studied by Chris Grossman) there is frequently an extra component of charge storage at the base-emitter heterojunction of HBTs, associated with a minimum in the conduction band energy profile.

Q_{bej} is computed using DepletionCapMod.

Define

$$V_{min} = V_{JE} * [1 - (C_{JE}/C_{EMIN})^{(1/M_{JE})}]$$

(the critical voltage for attaining the minimum capacitance value)

If $V_{bei} < F_{CE} * V_{JE}$ and $V_{bei} < V_{min}$:

$$Q_{bej} = C_{EMIN} * (V_{bei} - V_{JE}) + C_{EMIN} * V_{JE} * M_{JE} / (M_{JE} - 1) * (C_{JE}/C_{EMIN})^{(1/M_{JE})}$$

$$C_{bej} = dQ_{bej}/dV_{bei} = C_{EMIN}$$

If $V_{bei} < F_{CE} * V_{JE}$ and $V_{bei} > V_{min}$:

$$Q_{bej} = -C_{JE} * V_{JE} * (1 - V_{bei}/V_{JE})^{(1-M_{JE})} / (1-M_{JE})$$

$$C_{bej} = C_{JE} * (1 - V_{bei}/V_{JE})^{(-M_{JE})}$$

If $V_{bei} > FCE * V_{JE}$, and $C_{JE} > CEMIN * (1 - FCE)^{M_{JE}}$:

$$Q_{bej} = -C_{JE} * V_{JE} / (1 - FCE)^{M_{JE}} * [(1 - FCE) / (1 - M_{JE}) + FCE - V_{bei} / V_{JE} \\ - M_{JE} * (FCE - V_{bei} / V_{JE})^2 / 2 / (1 - FCE)]$$

$$C_{bej} = C_{JE} / (1 - FCE)^{M_{JE}} * [1 + M_{JE} * (V_{bei} / V_{JE} - FCE) / (1 - FCE)]$$

If $V_{bei} > FCE * V_{JE}$, and $C_{JE} < CEMIN * (1 - FCE)^{M_{JE}}$,

$$Q_{bej} = CEMIN * (V_{bei} - V_{JE}) + CEMIN * V_{JE} * M_{JE} / (M_{JE} - 1) \\ * (C_{JE} / CEMIN)^{(1/M_{JE})} + C_{JE} * V_{JE} * (V_{bei} / V_{JE} - FCE)^2 * M_{JE} / 2 / (1 - FCE)^{(M_{JE} + 1)}$$

$$C_{bej} = CEMIN + C_{JE} * V_{JE} * M_{JE} * (V_{bei} / V_{JE} - FCE) / (1 - FCE)^{(M_{JE} + 1)}$$

.Base-Emitter Diffusion Charge, Qbediff

The diffusion charge in HBTs is associated with contributions from minority carriers in the base, and from mobile charge in the collector depletion region. In homojunction transistors, diffusion charge storage in the emitter is also present. The Level 11 model evaluates the base and collector-depletion region contributions separately (if necessary, the emitter charge storage can be associated with the base contribution).

The base charge is specified through the base transit time, TFB. This transit time varies with bias through several mechanisms:

1. The Early effect causes a change in transit time with junction voltage.
2. In heterojunction transistors, there is frequently a minimum in the conduction band, on the base side of the base-emitter (and potentially base-collector) heterojunction. Minority carriers tend to accumulate in these potential wells.

The stored charge adds to the base charge (to a good approximation). In the lowest order, the charge stored is directly proportional to the collector current, and thus contributes to TFB. For a greater degree of accuracy, the depth of the potential well on the emitter side varies with V_{be} . Similarly, the amount of charge stored at the base-collector side varies with V_{bc} .

The equations used to describe the effects are:

$$\begin{aligned} \text{TFBt} = & \text{TFB} * (1 + \text{Vbei}/\text{VAR} + \text{Vbci}/\text{VAF}) + \text{TBEXS} * \exp(-q(\text{Vbei} - \text{VJE})/\text{NA}/ \\ & \text{KTop}) \\ & + \text{TBCXS} * \exp(q(\text{Vbci} - \text{VJC})/\text{NB}/\text{KTop}) \end{aligned}$$

Note: Different signs are associated with the BE and BC junction effects. The value of the T temperature to describe these effects is assumed to be Top.

The collector charge is specified through three separate mechanisms:

1. A part is specified by the TFC0 transit time parameter, modified by the qcc velocity modulation factor to account for voltage and current dependences.
2. A part of the mobile charge is specified in the calculation of base-collector depletion region charge. To calculate this part, Qbcm, an expression for the collector current-dependent base-collector depletion charge is developed. Then the current-independent part is subtracted off (as discussed in the next section).
3. A separate charge term, Qkrk, is associated with the Kirk effect.

$$\text{Qfdiff} = \text{Icf} * \text{ftt} * (\text{TFBt} + \text{TFC0}/\text{qcc}) + \text{Qbcm} + \text{Qkrk}$$

$$\text{ftt} = rT^{XTTF}$$

qcc is a factor describing bias dependence of electron velocity in the BC depletion region:

$$\text{qcc} = [1 + (\text{Icf}/\text{ITC})^2] / [1 + (\text{Icf}/\text{ITC2})^3 + (\text{VJCI} - \text{Vbci})/\text{VTC}]$$

- ITC is the threshold current for the velocity profile modulation effect.
- ITC2 is a higher current at which the velocity profile modulation peaks (and the cutoff frequency begins to roll-off).
- VTC provides a voltage (or electric field) dependence of the carrier velocity.

$$\text{ITC} = \text{ITC@Tnom} * rT^{XTITC}$$

$$\text{ITC2} = \text{ITC2@Tnom} * rT^{XTITC2}$$

The following expression calculates the charge storage associated with the Kirk effect:

$$Q_{krk} = T_{KRK} * I_{cf} * \exp[V_{bci} / V_{KRK} + I_{cf} / I_{KRK}]$$

To account for excess phase, a fraction (1-FEX) of the current-dependent forward charge (Q_{fdiff}) is associated with the BE junction, while the remainder is associated with the intrinsic BC junction.

$$Q_{bediff} = (1 - FEX) * Q_{fdiff}$$

Note: Q_{fdiff} (and thus Q_{bediff}) depends on V_{bci}, through the terms involving I_{cf}, q_{cc}, Q_{krk} and Q_{bcm}. As a result, a trans-capacitance is implied in the ac model. Similarly, Q_{bediff} depends on V_{bei}, implying another trans-capacitance.

Intrinsic Base-Collector Charge, Q_{bci}

Charge stored at the intrinsic base-collector junction includes:

- Depletion charge from the junction region.
- Diffusion charge associated with normal operation of the transistor.
- Diffusion charge associated with reverse operation of the device.

$$Q_{bci} = Q_{bcj} + TRI * I_{cr} + FEX * Q_{fdiff}$$

Although the charge in the depletion region is dependent on I_c, this section this section describes the portion corresponding to the condition I_c=0. Subsequently, the proper I_c dependent contribution will be considered, and included in Q_{bcm} (a charge that is part of Q_{fdiff}).

.Intrinsic base-collector depletion charge, Q_{bcj}

When I_c=0, the depletion charge is calculated using the same algorithm as applied to Q_{bej} (which accounts for a minimum of capacitance when the n-collector is depleted).

.Intrinsic base-collector diffusion charge

For reverse operation, a diffusion capacitance is implied by the TRI term in the Qbci equation. Here TRI is the effective reverse transit time, which is assumed to be bias-independent. The associated reverse diffusion capacitance is:

$$C_{bcrdiff} = TRI * dI_{bci} / dV_{bci}$$

For forward operation, diffusion capacitance is also included, in a manner similar to base-emitter capacitance, with a partitioning specified by the excess phase factor, FEX. The terms associated with

$$I_{cf} * f_{tt} * (TFB + TFC0/q_{cc}) + Q_{krk}$$

have already been discussed above for the calculation of Qbediff. The next section considers the Qbcm portion.

.Qbcm

This charge is the difference between the “proper” I_{cf} -dependent charge in the BCi depletion region (called Qbcf), and the BCi depletion charge computed above (Qbcj) under the assumption that $I_{cf}=0$.

$$Q_{bcm} = Q_{bcf} - Q_{bcj}$$

To properly compute Qbcf, a formulation of the depletion region charge (similar to that used above) is used, with the modification that the CJ parameter (zero bias capacitance) can depend on the I_{cf} collector current. This corresponds to the physical phenomenon of varying charge density in the depletion region, as a result of the mobile electron charge in that region.

The current-dependent CJ parameter is termed CJCH, and has the form:

$$CJCH = CJC * \text{sign}(1 - I_{cf}/ICRIT) * \text{ABS}(1 - I_{cf}/ICRIT)^{MJC}$$

In this equation, ICRIT is a critical current, at which the effective charge density in the BC depletion region vanishes (and the capacitance Cbci drops dramatically). ICRIT is dependent on temperature and bias conditions, according to:

$$ICRIT = ICRIT0 * q_{cc} / f_{tt}$$

where f_{tt} and q_{cc} are the temperature-dependence, and I_{cf} and V_{cb} are the dependence parameters described above.

Using this formulation, the current dependence of the BC capacitance is included (although it is partially assigned to the BE junction charge, and partially to the BC junction, through the FEX excess-phase parameter).

You can extract ICRIT and associated parameters from measurements of Cbc vs Ic.

Note: These parameters also control some of the components of the forward transit time.

A delay time is associated with specifying ICRIT:

$$TFC1 = CJC * VJC * MJC / (MJC - 1) / ICRIT$$

Use the ICRIT parameter carefully, generally in conjunction with selecting TFC0 and CJCI, in such a way that the sum TFB + TFC0 + TFC1 provide a reasonable estimate of charge storage, similar to TF in Gummel-Poon SPICE.

Extrinsic Base-Collector Charge, Qbcx

The Qbcx stored charge consists of a depletion charge and a diffusion charge.

Standard SPICE does not use the diffusion charge component. However, this component can be an important contribution to saturation stored-charge in many HBTs (in addition to the contribution associated with the intrinsic base-collector junction).

The corresponding charge storage time, TRX, might be different from the intrinsic time, TRI. This difference occurs because of implant-induced recombination, surfaces, or other structural changes.

The depletion charge corresponds to a standard depletion region expression (without considering charge density modulation due to current), modified to allow for a minimum value of capacitance under a reach-through condition. Furthermore, as indicated below, if you assign a value other than unity to the XCJC variable, then the depletion charge is partitioned between the Bx-Cx capacitance and the B-Cx capacitance.

$$Q_{bcx} = TRX * I_{bcx} + XCJC * Q_{bcxo}$$

where Qbcxo is the depletion charge.

As a result the dependences of I_{bcx} on V_{bcx} , a diffusion capacitance results from the formulation:

$$C_{bcxdiff} = TRX * dI_{bcx}/dV_{bcx}$$

Base-Extrinsic Collector Charge (Q_{bcxx}), and Treatment of XCJC

In standard Spice, XCJC indicates the fraction of overall C_{bc} depletion capacitance that should be associated with the intrinsic base node. The remaining fraction $(1-XCJC)$ is attached to the base terminal. HBT Spice uses a similar assignment: the depletion charge associated with the extrinsic base-collector junction is partitioned between the Bx node and the B node:

$$Q_{bcx} = TRX * I_{bcx} + XCJC * Q_{bcxo}$$

has been defined above, between the Bx and Cx nodes, and charge

$$Q_{bcxx} = (1-XCJC) * Q_{bcxxo}$$

is assigned between the B and Cx nodes. The Q_{bcxxo} charge is computed with the same algorithm as for Q_{bcxo} , using V_{bcxx} (rather than V_{bcx}) as the voltage.

Collector-Substrate Charge, Q_{cs}

This corresponds to a depletion charge, formulated in the standard SPICE fashion:

For $V_{cs} > -FC * V_{JS}$,

$$Q_{cs} = -C_{JS} * V_{JS} * (1 + V_{cs}/V_{JS})^{(1-MJS)} / (1-MJS)$$

$$C_{cs} = C_{JS} * (1 + V_{cs}/V_{JS})^{(-MJS)}$$

For $V_{cs} < -FC * V_{JS}$,

$$Q_{cs} = -C_{JS} * V_{JS} / (1-FC)^{MJS} * [(1-FC)/(1-MJS) + FC + V_{cs}/V_{JS} - MJS/2 / (1-FC) * (FC + V_{cs}/V_{JS})^2]$$

$$C_{cs} = C_{JS} * (1-FC)^{(-MJS)} * [1 - MJS / (1-FC) * (FC + V_{cs}/V_{JS})]$$

Noise

The Level 11 model includes noise current generators, similar to those in standard Spice. The noise current generators have magnitudes in units of A^2/Hz , and are computed based on 1Hz bandwidth. The noise sources are placed in parallel with corresponding linearized elements, in the small signal model. Sources of 1/f noise have magnitudes that vary with the frequency (f); you can use a BFN exponent, if you do not observe the exact f^{-1} behavior.

$$inc2 = 2 * q * I_{cc}$$

$$inb2 = 2 * q * I_{be} + K_{FN} * I_{be}^{AFN} / f^{BFN}$$

$$inre2 = 4 * K * T_d / R_E$$

$$inrbx2 = 4 * K * T_d / R_{BX}$$

$$inrbi2 = 4 * K * T_d / R_{BI}$$


$$inrcx2 = 4 * K * T_d / R_{CX}$$

$$inrci2 = 4 * K * T_d / R_{CI}$$

$$inrex2 = 4 * K * T_d / R_{EX}$$

Equivalent Circuit

Figure 4-18: Circuit Diagram for Large-signal HBT Model



Example Avant! True-Hspice Model Statement

```
.model hbt npn level=11
+IS      = 1.2E-18  NF      = 1      NR      = 1      BF      = 200
+BR      = 5        VAF     = 60     VAR     = 20     ISE     = 1E-17
+NE      = 1.4      ISEX    = 4E-24  NEX     = 1.3    ISCX    = 1E-14
+NCX     = 2        ISC     = 1E-16  NC      = 2     NA      = 10
+ISA     = 2.18E-10 NB      = 10     ISB     = 1E10   RE      = 16
+REX     = 20       RBI     = 20     BVC     = 28     NBC     = 6
+FA      = 0.995    RCX     = 30     RCI     = 20     CJE     = 1.8E-14
+VJE     = 1.45     CXMIN   = 1E-16  MJE     = 0.5    FC      = 0.8
+ICRIT0  = 0.23     CCMIN  = 3E-15  TR      = 3.5E-10 VJCX    = 1.4
+CJCX    = 8E-15    MJCX   = 0.35   XCJC    = 1     VJS     = 1.4
+CJS     = 5E-16    MJS    = 0.01   CTH     = 1E-6   RTH     = 0
+EG      = 1.645    XTI     = 0     XTB     = -1.8   EAA     = -0.495
+EAB     = -0.1     EAE     = 0.105  TNE     = 0     EAC     = 0.34
+XTTF    = 1.5     ICS     = 1E-30  NCS     = 2     CEMIN   = 1E-15
+FCE     = 0.8     TFB     = 2E-12  TFC0    = 2.5E-11 TBEXS   = 1E-14
+ITC     = 7E-3    ITC2    = 0.014  VTC     = 40    TKRK    = 5E-13
+VKRK    = 10     IKRK    = 0.012  TRX     = 3.5E-10 FEX     = 0
+XTITC   = 1.5     XTITC2  = 1     TREF    = 25    CJC     = 7E-15
+VJC     = 1.4     MJC     = 0.35
```



Chapter 5

Using JFET and MESFET Models

Avant! provides three JFET/MESFET DC model levels for in-circuit simulation. The same basic equations are used for both gallium arsenide MESFETs and silicon-based JFETs. This is possible because special materials definition parameters are included in these models. These models are also useful in modeling indium phosphide MESFETs.

This chapter covers the following topics:

- [Understanding JFETs](#)
- [Specifying a Model](#)
- [Understanding the Capacitor Model](#)
- [JFET and MESFET Equivalent Circuits](#)
- [JFET and MESFET Model Statements](#)
- [JFET and MESFET Noise Models](#)
- [JFET and MESFET Temperature Equations](#)
- [TriQuint Model \(TOM\) Extensions to Level=3](#)
- [Level 7 TOM3 \(TriQuint's Own Model III\)](#)
- [Level 8 Materka Model](#)

Understanding JFETs

JFETs are formed by diffusing a gate diode between the source and drain, while MESFETs are formed by applying a metal layer over the gate region, and creating a Schottky diode. Both technologies control the flow of carriers by modulating the gate diode depletion region. These field effect devices are called bulk semiconductor devices and are in the same category as bipolar transistors. Compared to surface effect devices such as MOSFETs, bulk semiconductor devices tend to have higher gain because bulk semiconductor mobility is always higher than surface mobility.

Enhanced characteristics of JFETs and MESFETs, relative to surface effect devices, include lower noise generation rates and higher immunity to radiation. These advantages have created the need for newer and more advanced models.

Features for JFET and MESFET modeling include:

- Charge-conserving gate capacitors
- Backgating substrate node
- Mobility degradation due to gate field
- Computationally efficient DC model (Curtice and Statz)
- Subthreshold equation
- Physically correct width and length (ACM)

The GaAs model Level=3¹ assumes that GaAs device velocity saturates at very low drain voltages. This model includes drain voltage induced threshold modulation and user-selectable materials constants. These features let you use the model for other materials such as silicon, indium phosphide, and gallium aluminum arsenide.

The Curtice model² has been revised, and the TriQuint model (TOM) is implemented as an extension of the earlier Statz model.

¹GaAs FET Device and Circuit Simulation in SPICE, *IEEE Transactions on Electron Devices*, Volume ED-34.

²A MESFET Model for Use in the Design of GaAs Integrated Circuits, *IEEE Transactions on Microwave Theory*, Vol. MTT-28 No. 5.

Specifying a Model

To specify a JFET or MESFET model use a JFET element statement and a JFET model statement. The model parameter Level selects either the JFET or MESFET model. Level=1 and Level=2 select the JFET, and Level=3 selects the MESFET. Different submodels for the MESFET Level=3 equations are selected using the parameter SAT.

Level=1	SPICE model
Level=2	Modified SPICE model, gate modulation of LAMBDA
Level=3	Hyperbolic tangent MESFET model (Curtice, Statz, Meta, TriQuint Models)
SAT=0	Curtice model (Default)
SAT=1	Curtice model with user defined VGST exponent
SAT=2	Cubic approximation of Curtice model with gate field degradation (Statz model)
SAT=3	Avant! variable saturation model

The CAPOP model parameter selects the type of capacitor model:

CAPOP=0	SPICE depletion capacitor model
CAPOP=1	Charge conserving, symmetric capacitor model (Statz)
CAPOP=2	Avant! improvements to CAPOP=1

You can use CAPOP=0, 1, 2 for any model level. CAPOP=1 and 2 are most often used for the MESFET Level 3 model.

The model parameter ACM selects the area calculation method:

ACM=0	SPICE method (default)
ACM=1	Physically based method

Example

1. The following example selects the n channel MESFET model, Level=3. It uses the SAT, ALPHA, and CAPOP=1 parameter:

```
J1 7 2 3 GAASFET
.MODEL GAASFET NJF Level=3 CAPOP=1 SAT=1 VTO=-2.5
+ BETA=2.8E-3 LAMBDA=2.2M RS=70 RD=70 IS=1.7E-14
+ CGS=14P CGD=5P UCRIT=1.5 ALPHA=2
```

2. The following example selects an n-channel JFET:

```
J2 7 1 4 JM1
.MODEL JM1 NJF (VTO=-1.5, BETA=5E-3, CGS=5P, CGD=1P,
+ CAPOP=1 ALPHA=2)
```

3. The following example selects a p-channel JFET:

```
J3 8 3 5 JX
.MODEL JX PJF (VTO=-1.2, BETA=.179M, LAMBDA=2.2M
+ CGS=100P CGD=20P CAPOP=1 ALPHA=2)
```

Understanding the Capacitor Model

The SPICE depletion capacitor model (CAPOP=0) uses a diode-like capacitance between source and gate, where the depletion region thickness (and therefore the capacitance) is determined by the gate-to-source voltage. A similar diode model is often used to describe the normally much smaller gate-to-drain capacitance.

These approximations have serious shortcomings such as:

1. *Zero source-to-drain voltage:* The symmetry of the FET physics gives the conclusion that the gate-to-source and gate-to-drain capacitances should be equal, but in fact they can be very different.
2. *Inverse-biased transistor:* Where the drain acts like the source and the source acts like the drain. According to the model, the large capacitance should be between the original source and gate; but in this circumstance, the large capacitance is between the original drain and gate.

When low source-to-drain voltages inverse biased transistors are involved, large errors can be introduced into simulations. To overcome these limitations, use the Statz charge-conserving model by selecting model parameter CAPOP=1. The model selected by CAPOP=2 contains further improvements.

Model Applications

MESFETs are used to model GaAs transistors for high speed applications. Using MESFET models, transimpedance amplifiers for fiber optic transmitters up to 50 GHz can be designed and simulated.

Control Options

Control options that affect the simulation and design of both JFETs and MESFETs include:

DCAP	Capacitance equation selector
GMIN, GRAMP, GMINDC	Conductance options
SCALM	Model scaling option
DCCAP	Invokes capacitance calculation in DC analysis

Table 5-1: JFET Options

Function	Control Options
capacitance	DCAP, DCCAP
conductance	GMIN, GMINDC, GRAMP
scaling	SCALM

Override a global depletion capacitance equation selection that uses the `.OPTION DCAP=<val>` statement in a JFET or MESFET model by including `DCAP=<val>` in the device's `.MODEL` statement.

Convergence

Enhance convergence for JFET and MESFET by using the GEAR method of computation (`.OPTIONS METHOD=GEAR`), when you include the transit time model parameter. Use the options GMIN, GMINDC, and GRAMP to increase the parasitic conductance value in parallel with pn junctions of the device.

Capacitor Equations

The DCAP option selects the equation used to calculate the gate-to-source and gate-to-drain capacitance for `CAPOP=0`. DCAP can be set to 1, 2 or 3. The default is 2.

JFET and MESFET Equivalent Circuits

Scaling


The AREA and M Element parameters, together with the SCALE and SCALM control options, control scaling. For all three model levels, the model parameters IS, CGD, CGS, RD, RS, BETA, LDEL, and WDEL, are scaled using the same equations.

Scaled parameters A, L, W, LDEL, and WDEL, are affected by the SCALM option. SCALM defaults to 1.0. To enter the W parameter with units in microns, for example, set SCALM to 1e-6, then enter W=5. The default setting is W=5e-6 meters, or 5 microns.

Override global scaling that uses the .OPTION SCALM=<val> statement in a JFET or MESFET model by including SCALM=<val> in the .MODEL statement.

Understanding JFET Current Convention

The direction of current flow through the JFET is assumed in Figure 5-1. You can use either I(Jxxx) or I1(Jxxx) syntax when printing the drain current. I2 references the gate current and I3 references the source current. Jxxx is the device name. [Figure 5-1](#) represents the current convention for an n channel JFET.

Figure 5-1: JFET Current Convention, N-Channel

For a p-channel device, the following must be reversed:

- Polarities of the terminal voltages v_{gd} , v_{gs} , and v_{ds}
- Direction of the two gate junctions
- Direction of the nonlinear current source i_d

JFET Equivalent Circuits

Avant! in-circuit simulation uses three equivalent circuits to analyze JFETs: transient, AC, and noise circuits. The components of these circuits form the basis for all element and model equation discussion.

The fundamental component in the equivalent circuit is the drain to source current (i_{ds}). For noise and AC analyses, the actual i_{ds} current is not used. Instead, the partial derivatives of i_{ds} with respect to the terminal voltages, v_{gs} , and v_{ds} are used.

The names for these partial derivatives are:

Transconductance

$$g_m = \left. \frac{\partial(i_{ds})}{\partial(v_{gs})} \right|_{v_{ds} = \text{const.}}$$

Output Conductance

$$g_{ds} = \left. \frac{\partial(i_{ds})}{\partial(v_{ds})} \right|_{v_{gs} = \text{const.}}$$

The i_{ds} equation accounts for all DC currents of the JFET. The gate capacitances are assumed to account for transient currents of the JFET equations. The two diodes shown in [Figure 5-2](#) are modeled by these ideal diode equations:


$$i_{gd} = I_{\text{Seff}} \cdot \left(e^{\frac{v_{gd}}{N \cdot v_t}} - 1 \right) \quad v_{gd} > -10 \cdot N \cdot v_t$$

$$i_{gd} = -I_{\text{Seff}} \quad v_{gd} \leq -10 \cdot N \cdot v_t$$

$$i_{gs} = I_{\text{Seff}} \cdot \left(e^{\frac{v_{gs}}{N \cdot v_t}} - 1 \right) \quad v_{gs} > -10 \cdot N \cdot v_t$$

$$i_{gs} = -I_{\text{Seff}} \quad v_{gs} \leq -10 \cdot N \cdot v_t$$

Figure 5-2: JFET/MESFET Transient Analysis



Note: For DC analysis, the capacitances are not part of the model.

Figure 5-3: JFET/MESFET AC Analysis




Figure 5-4: JFET/MESFET AC Noise Analysis




Table 5-2: Equation Variable Names and Constants

Variable/ Quantity	Definitions
cgd	Gate to drain capacitance
cgs	Gate to source capacitance
ggd	Gate to drain AC conductance
ggs	Gate to source AC conductance
gds	Drain to source AC conductance controlled by vds
gm	Drain to source AC transconductance controlled by vgs
igd	Gate to drain current
igs	Gate to source current
ids	DC drain to source current
ind	Equivalent noise current drain to source
inrd	Equivalent noise current drain resistor
inrs	Equivalent noise current source resistor
rd	Drain resistance
rs	Source resistance
vgd	Internal gate-drain voltage
vgs	Internal gate-source voltage
f	Frequency
ϵ_0	Vacuum permittivity = 8.854e-12 F/m
k	1.38062e-23 (Boltzmann's constant)
q	1.60212e-19 (electron charge)

Table 5-2: Equation Variable Names and Constants (*Continued*)

Variable/ Quantity	Definitions
t	Temperature in °K
Dt	$t - t_{nom}$
t _{nom}	Nominal temperature of parameter measurements in °K (user-input in °C). $T_{nom} = 273.15 + T_{NOM}$
$v_t(t)$	$k \cdot t/q$
$v_t(t_{nom})$	$k \cdot t_{nom}/q$

JFET and MESFET Model Statements

Syntax

```
.MODEL mname NJF <Level = val> <pname1 = val1> ...
.MODEL mname PJF <Level = val> <pname1 = val1> ...
```

<i>mname</i>	Model name. Elements refer to the model by this name.
<i>NJF</i>	Identifies an N-channel JFET or MESFET model
<i>Level</i>	The Level parameter selects different DC model equations.
<i>pname1=val1</i>	Each JFET or MESFET model can include several model parameters.
<i>PJF</i>	Identifies a P-channel JFET or MESFET model

JFET and MESFET Model Parameters

DC characteristics are defined by the model parameters VTO and BETA. These parameters determine the variation of drain current with gate voltage. LAMBDA determines the output conductance, and IS, the saturation current, of the two gate junctions. Two ohmic resistances, RD and RS, are included. The charge storage is modeled by nonlinear depletion-layer capacitances for both gate junctions that vary as the -M power of junction voltage, and are defined by the parameters CGS, CGD, and PB.

Use parameters KF and AF to model noise, which is also a function of the series source and drain resistances (RS and RD), in addition to temperature. Use the parameters ALPHA and A to model MESFETs.

The AREA model parameter is common to both the element and model parameters. The AREA element parameter always overrides the AREA model parameter.

Table 5-3: JFET and MESFET Model Parameters

Model Parameters Common to All Levels	
Geometric	ACM, ALIGN, AREA, HDIF, L, LDEL, LDIF, RD, RG, RS, RSH, RSHG, RSHL, W, WDEL
Capacitance	CAPOP, CGD, CGS, FC, M, PB, TT
Subthreshold	ND, NG
Noise	AF, KF
Level=1 Model Parameters (JFET)	
DC	BETA, IS, LAMBDA, N, VTO
Level=2 Model Parameters (JFET)	
DC	BETA, IS, LAMBDA, LAM1, N, VTO
Level=3 Model Parameters (MESFET)	
DC	ALPHA, BETA, D, GAMDS, IS, N, K1, LAMBDA, NCHAN, SAT, SATEXP, UCRIT, VBI, VGEXP, VP, VTO

The following subsections provide information about:

- [Gate Diode DC Parameters](#)
- [DC Model Level 1 Parameters](#)
- [DC Model Level 2 Parameters](#)
- [DC Model Level 3 Parameters](#)
- [ACM \(Area Calculation Method\) Parameter Equations](#)

Gate Diode DC Parameters

Table 5-4: Gate Diode DC Parameters

Name (Alias)	Units	Default	Description
ACM			Area calculation method. Use this parameter to select between traditional SPICE unitless gate area calculations, and the newer style of area calculations (see the ACM section). If W and L are specified, AREA becomes: ACM=0 AREA=W _{eff} /L _{eff} ACM=1 AREA=W _{eff} · L _{eff}
ALIGN	m	0	Misalignment of gate
AREA			Default area multiplier. This parameter affects the BETA, RD, RS, IS, CGS, and CGD model parameters. AREA _{eff} =M · AREA Override this parameter using the element effective area.
HDIF	m	0	Distance of the heavily diffused or low resistance region from source or drain contact to lightly doped region
IS	amp	1.0e-14	Gate junction saturation current IS _{eff} = IS · AREA _{eff}
L	m	0.0	Default length of FET. Override this parameter using the element L. L _{eff} = L · SCALM + LDEL _{eff}
LDEL	m	0.0	Difference between drawn and actual or optical device length LDEL _{eff} = LDEL · SCALM

Table 5-4: Gate Diode DC Parameters (*Continued*)

Name (Alias)	Units	Default	Description
LDIF	m	0	Distance of the lightly doped region from heavily doped region to transistor edge
N		1.0	Emission coefficient for gate-drain and gate-source diodes
RD	ohm	0.0	Drain ohmic resistance (see the ACM section) $R_{Deff} = RD / AREA_{eff}$, $ACM=0$
RG	ohm	0.0	Gate resistance (see the ACM section) $R_{Geff} = RG \cdot AREA_{eff}$, $ACM=0$
RS	ohm	0.0	Source ohmic resistance (see the ACM section) $R_{Seff} = RS / AREA_{eff}$, $ACM=0$
RSH	ohm/sq	0	Heavily doped region, sheet resistance
RSHG	ohm/sq	0	Gate sheet resistance
RSHL	ohm/sq	0	Lightly doped region, sheet resistance
W	m	0.0	Default width of FET. Override this parameter using the element W. $W_{eff} = W \cdot SCALM + WDELeff$
WDEL	m	0.0	Difference between drawn and actual or optical device width $WDELeff = WDEL \cdot SCALM$

Gate Capacitance Level 1, 2, and 3 Parameters

Table 5-5: Gate Capacitance Parameters

Name (Alias)	Units	Default	Description
CAPOP		0.0	Capacitor model selector: <ul style="list-style-type: none"> ■ CAPOP=0 – default capacitance equation based on diode depletion layer ■ CAPOP=1 – symmetric capacitance equations (Statz) ■ CAPOP=2 – Avant! improvement to CAPOP=1
CALPHA	ALPHA		Saturation factor for capacitance model (CAPOP=2 only)
CAPDS	F	0	Drain to source capacitance for TriQuint model $CAPDS_{eff} = CAPDS \cdot \frac{W_{eff}}{L_{eff}} \cdot M$
CGAMDS	GAMDS		Threshold lowering factor for capacitance (CAPOP=2 only)
CGD	F	0.0	Zero-bias gate-drain junction capacitance $CGD_{eff} = CGD \cdot AREA_{eff}$ Override this parameter by specifying GCAP.
CGS	F	0.0	Zero-bias gate-source junction capacitance $CGS_{eff} = CGS \cdot AREA_{eff}$ Override this parameter by specifying GCAP

Table 5-5: Gate Capacitance Parameters (Continued)

Name (Alias)	Units	Default	Description
CRAT		0.666	Source fraction of gate capacitance (used with GCAP)
GCAP	F		Zero-bias gate capacitance. If specified, $CGSeff = GCAP \cdot CRAT \cdot AREAeff$ and $CGDeff = GCAP \cdot (1 - CRAT) \cdot AREAeff$
FC		0.5	Coefficient for forward-bias depletion capacitance formulas (CAPOP=0 and 2 only)
CVTO	VTO		Threshold voltage for capacitance model (CAPOP=2 only)
M (MJ)		0.50	Grading coefficient for gate-drain and gate-source diodes (CAPOP=0 and 2 only) 0.50 - step junction 0.33 - linear graded junction
PB	V	0.8	Gate junction potential
TT	s	0	Transit time – option METHOD=GEAR is recommended when using transit time for JFET and MESFET

Note: Many DC parameters (such as VTO, GAMDS, ALPHA) can also affect capacitance.

DC Model Level 1 Parameters

Table 5-6: DC Level 1 Parameters

Name (Alias)	Units	Default	Description
Level		1.0	Level=1 invokes the SPICE JFET model
BETA	amp/ V^2	1.0e-4	Transconductance parameter, gain $BETA_{eff} = BETA \cdot \frac{W_{eff} \cdot M}{L_{eff}}$
LAMBDA	1/V	0.0	Channel length modulation parameter
ND	1/V	0.0	Drain subthreshold factor (typical value=1)
NG		0.0	Gate subthreshold factor (typical value=1)
VTO	V	-2.0	Threshold voltage. If set, it overrides internal calculation. A negative VTO is a depletion transistor regardless of NJF or PJF. A positive VTO is always an enhancement transistor.

DC Model Level 2 Parameters

Table 5-7: DC Level 2 Parameters

Name (Alias)	Units	Default	Description
Level		1.0	Level of FET DC model. Level=2 is based on modifications to the SPICE model for gate modulation of LAMBDA.
BETA	amp / V^2	1.0e-4	Transconductance parameter, gain $BETA_{eff} = BETA \cdot \frac{W_{eff} \cdot M}{L_{eff}}$

Table 5-7: DC Level 2 Parameters (*Continued*)

Name (Alias)	Units	Default	Description
LAMBDA	1/V	0.0	Channel length modulation parameter
LAM1	1/V	0.0	Channel length modulation gate voltage parameter
ND	1/V	0.0	Drain subthreshold factor (typical value=1)
NG		0.0	Gate subthreshold factor (typical value=1)
VTO	V	-2.0	Threshold voltage. When set, VTO overrides internal calculation. A negative VTO is a depletion transistor regardless of NJF or PJF. A positive VTO is always an enhancement transistor.

DC Model Level 3 Parameters

Table 5-8: DC Level 3 Parameters

Name (Alias)	Units	Default	Description
Level		1.0	Level of FET DC model. Level=3 is the Curtice MESFET model.
A	m	0.5μ	Active layer thickness $A_{eff} = A \cdot SCALM$
ALPHA	1/V	2.0	Saturation factor
BETA	amp / V^2	1.0e-4	Transconductance parameter, gain $BETA_{eff} = BETA \cdot \frac{W_{eff} \cdot M}{L_{eff}}$
D		11.7	Semiconductor dielectric constant: Si=11.7, GaAs=10.9
DELTA		0	Ids feedback parameter of TriQuint model
GAMDS (GAMMA)		0	Drain voltage, induced threshold voltage lowering coefficient
LAMBDA	1/V	0.0	Channel length modulation parameter
K1	$V^{1/2}$	0.0	Threshold voltage sensitivity to bulk node
NCHAN	atom/ cm^3	1.552e16	Effective dopant concentration in the channel
ND	1/V	0.0	Drain subthreshold factor
NG		0.0	Gate subthreshold factor (typical value=1)

Table 5-8: DC Level 3 Parameters (*Continued*)

Name (Alias)	Units	Default	Description
SAT		0.0	Saturation factor <ul style="list-style-type: none"> ■ SAT=0 (standard Curtice model) ■ SAT= (Curtice model with hyperbolic tangent coefficient) ■ SAT=2 (cubic approximation of Curtice model (Statz))
SATEXP		3	Drain voltage exponent
UCRIT	V/cm	0	Critical field for mobility degradation
VBI		1.0	Gate diode built-in voltage
VGEXP (Q)		2.0	Gate voltage exponent
VP			Dinch-off voltage (default is calculated)
VTO	V	-2.0	Threshold voltage. If set, it overrides internal calculation. A negative VTO is a depletion transistor regardless of NJF or PJF. A positive VTO is always an enhancement transistor.

ACM (Area Calculation Method) Parameter Equations

The JFET model parameter ACM lets you select between traditional SPICE unitless gate area calculations and the newer style of area calculations. The ACM=0 method (SPICE) uses the ratio of W/L to keep AREA unitless. The ACM=1 (Avant!) model requires parameters such as IS, CGS, CGD, and BETA to have proper physics-based units.

In the following equations, lower case “m” indicates the element multiplier.

ACM=0

$$AREA_{eff} = \frac{W_{eff}}{L_{eff}} \cdot m$$

$$R_{Deff} = \frac{RD}{AREA_{eff}}$$

$$R_{Seff} = \frac{RS}{AREA_{eff}}$$

$$R_{Geff} = RG \cdot \frac{AREA_{eff}}{m^2}$$

ACM=1

$$AREA_{eff} = W_{eff} \cdot L_{eff} \cdot m$$

$$R_{Deff} = \frac{RD}{m}$$

Or if RD=0,

$$R_{Deff} = RSH \cdot \frac{HDIF}{W_{eff} \cdot m} + RSHL \cdot \frac{LDIF + ALIGN}{W_{eff} \cdot m}$$

$$R_{Geff} = \frac{RG}{m}$$

or if RG=0,

$$R_{Geff} = RSHG \cdot \frac{W_{eff}}{L_{eff} \cdot m}$$

$$R_{Seff} = \frac{RS}{m}$$

or if $RS=0$,

$$RSeff = RSH \cdot \frac{HDIF}{Weff \cdot m} + RSHL \cdot \frac{LDIF - ALIGN}{Weff \cdot m}$$

Resulting calculations

$$ISeff = IS \cdot AREAeff$$

$$CGSeff = CGS \cdot AREAeff$$

$$CGDeff = CGD \cdot AREAeff$$

$$BETAeff = BETA \cdot \frac{Weff}{Leff} \cdot m$$

Note: The model parameter units for IS, CGS, CGD, are unitless in ACM=0 and per square meter for ACM=1.

Example

```
j1 10 20 0 40 nj_acm0 w=10u l=1u
j2a 10 20 0 41 nj_acm1 w=10u l=1u

.model nj_acm0 njf Level=3 capop=1 sat=3 acm=0
+ is=1e-14 cgs=1e-15 cgd=.3e-15
$$$note different units for is,cgs,cgd
+ rs=100 rd=100 rg=5 beta=5e-4
+ vto=.3 n=1 ng=1.4 nd=1
+ kl=.2 vgexp=2 alpha=4 ucrit=1e-4 lambda=.1
+ satexp=2
+ eg=1.5 gap1=5e-4 gap2=200 d=13

.model nj_acm1 njf Level=3 capop=1 sat=3 acm=1
+ is=1e-2 cgs=1e-3 cgd=.3e-3
$$$note different units for is,cgs,cgd
+ rs=100 rd=100 rg=5 beta=5e-4
+ vto=.3 n=1 ng=1.4 nd=1
+ kl=.2 vgexp=2 alpha=4 ucrit=1e-4 lambda=.1
+ satexp=2
+ eg=1.5 gap1=5e-4 gap2=200 d=13
```

JFET and MESFET Capacitances

Gate Capacitance $CAPOP=0$

The DCAP option switch selects the diode forward bias capacitance equation:

DCAP=1

- Reverse Bias:

$$\underline{v_{gd} < FC \cdot PB}$$

$$c_{gd} = CGDeff \cdot \left(1 - \frac{v_{gd}}{PB}\right)^{-M}$$

$$\underline{v_{gs} < FC \cdot PB}$$

$$c_{gs} = CGSeff \cdot \left(1 - \frac{v_{gs}}{PB}\right)^{-M}$$

- Forward Bias:

$$v_{gd} \geq FC \cdot PB$$

$$c_{gd} = TT \cdot \frac{\partial i_{gd}}{\partial v_{gd}} + CGDeff \cdot \frac{1 - FC \cdot (1 + M) + M \cdot \frac{v_{gd}}{PB}}{(1 - FC)^{M+1}}$$

$$v_{gs} \geq FC \cdot PB$$

$$c_{gs} = TT \cdot \frac{\partial i_{gs}}{\partial v_{gs}} + CGSeff \cdot \frac{1 - FC \cdot (1 + M) + M \cdot \frac{v_{gs}}{PB}}{(1 - FC)^{M+1}}$$

DCAP=2 (Default)

- Reverse Bias:

$$\underline{v_{gd} < 0}$$

$$c_{gd} = CGDeff \cdot \left(1 - \frac{v_{gd}}{PB}\right)^{-M}$$

$$\underline{v_{gs} < 0}$$

$$c_{gs} = CGSeff \cdot \left(1 - \frac{v_{gs}}{PB}\right)^{-M}$$

■ Forward Bias:

$$\underline{v_{gd} = 0}$$

$$c_{gd} = TT \cdot \frac{\partial i_{gd}}{\partial v_{gd}} + CGDeff \cdot \left(1 + M \cdot \frac{v_{gd}}{PB}\right)$$

$$\underline{v_{gs} = 0}$$

$$c_{gs} = TT \cdot \frac{\partial i_{gs}}{\partial v_{gs}} + CGSeff \cdot \left(1 + M \cdot \frac{v_{gs}}{PB}\right)$$

DCAP=3

Limits peak depletion capacitance to $FC \cdot CGDeff$ or $FC \cdot CGSeff$, with proper fall-off when forward bias exceeds PB ($FC \geq 1$).

Gate Capacitance CAPOP=1

Gate capacitance $CAPOP=1$ is a charge conserving symmetric capacitor model most often used for MESFET model Level 3.

$$C_{gs} = \frac{CGS}{4 \sqrt{1 - \frac{v_{new}}{PB}}} \cdot \left[1 + \frac{v_{eff} - v_{te}}{\sqrt{(v_{eff} - v_{te})^2 + (0.2)^2}} \right] \cdot \left[1 + \frac{v_{ds}}{\sqrt{v_{ds}^2 + \left(\frac{1}{ALPHA}\right)^2}} \right] + \left[\frac{CGD}{2} \cdot \left(1 - \frac{v_{ds}}{\sqrt{v_{ds}^2 + \left(\frac{1}{ALPHA}\right)^2}} \right) \right]$$

$$C_{gd} = \left(\frac{CGS}{4 \sqrt{1 - \frac{v_{new}}{PB}}} \cdot \left[1 + \frac{v_{eff} - v_{te}}{\sqrt{(v_{eff} - v_{te})^2 + (0.2)^2}} \right] \cdot \left[1 - \frac{v_{ds}}{\sqrt{v_{ds}^2 + \left(\frac{1}{ALPHA} \right)^2}} \right] \right) + \left(\frac{CGD}{2} \cdot \left[1 + \frac{v_{ds}}{\sqrt{v_{ds}^2 + \left(\frac{1}{ALPHA} \right)^2}} \right] \right)$$

where:

$$v_{te} = VTO + GAMDS \cdot v_{ds} + K1(v_{bs}) = \text{effective threshold}$$

$$v_{eff} = \frac{1}{2} \left[v_{gs} + v_{gd} + \sqrt{v_{ds}^2 + \left(\frac{1}{ALPHA} \right)^2} \right]$$

and:

$$v_{new} = \frac{1}{2} [v_{eff} + v_{te} + \sqrt{(v_{eff} - v_{te})^2 + (0.2)^2}]$$

CGD = High -vds Cgd at vgs = 0

CGS = High -vds Cgs at vgs = 0

CGD - CGDeff

CGS - CGSeff

Gate Capacitance CAPOP=2

The Statz capacitance equations³ (CAPOP=1) contain mathematical behavior that has been found to be problematic when trying to fit data.

- For vgs below the threshold voltage and Vds>0 (normal bias condition), Cgd is greater than Cgs and rises with Vds, while Cgs drops with Vds.

³H. Statz, P.Newman, I.W.Smith, R.A. Pucel, and H.A. Haus, *GaAs FET Device and Circuit Simulation in Spice*.

- Although C_{gd} properly goes to a small constant representing a sidewall capacitance, C_{gs} drops asymptotically to zero with decreasing V_{gs} .
- (For the behavior for $V_{ds} < 0$, interchange C_{gs} and C_{gd} and replace V_{ds} with $-V_{ds}$ in the above descriptions.)
- It can be difficult to simultaneously fit the DC characteristics and the gate capacitances (measured by S-parameters) with the parameters that are shared between the DC model and the capacitance model.
- The capacitance model in the CAPOP=1 implementation also lacks a junction grading coefficient and an adjustable width for the V_{gs} transition to the threshold voltage. The width is fixed at 0.2.
- Finally, an internal parameter for limiting forward gate voltage is set to $0.8 \cdot PB$ in the CAPOP=1 implementation. This is not always consistent with a good fit.

The CAPOP=2 capacitance equations help to solve the problems described above.

CAPOP=2 Parameters

Parameter	Default	Description
CALPHA	ALPHA	Saturation factor for capacitance model
CGAMDS	GAMDS	Threshold lowering factor for capacitance
CVTO	VTO	Threshold voltage for capacitance model
FC	0.5	PB multiplier – typical value 0.9 gate diode limiting voltage= $FC \cdot PB$.
M (MJ)	0.5	Junction grading coefficient
VDEL	0.2	Transition width for V_{gs}

Capacitance Comparison (CAPOP=1 and CAPOP=2)

Figure 5-5 and Figure 5-6 show comparisons of CAPOP=1 and CAPOP=2. Note in Figure 5-5 that below threshold (-0.6 v) C_{gs} for CAPOP=2 drops towards the same value as C_{gd} , while for CAPOP=1, $C_{GS} \rightarrow 0$.

In Figure 5-6, the C_{gs} - C_{gd} characteristic curve “flips over” below the threshold for CAPOP=1, whereas for CAPOP=2, it is well-behaved.



Figure 5-5: CAPOP=1 vs. CAPOP=2. Cgs, Cgd vs. Vgs for Vds=0, 1, 2, 3, 4

Figure 5-6: CAPOP=1 vs. CAPOP=2. Cgs, Cgd vs. Vds for Vgs=-1.5, -1.0, -0.5, 0

JFET and MESFET DC Equations

DC Model Level 1

JFET DC characteristics are represented by the nonlinear current source, i_{ds} . The value of i_{ds} is determined by the equations:

$$v_{gst} = v_{gs} - V_{TO}$$

$v_{gst} < 0$ Channel pinched off

$$i_{ds} = 0$$

$0 < v_{gst} < v_{ds}$ Saturated region

$$i_{ds} = \text{BETAeff} \cdot v_{gst}^2 \cdot (1 + \text{LAMBDA} \cdot v_{ds})$$

0 < v_{ds} < v_{gst} Linear region

$$i_{ds} = \text{BETA}_{\text{eff}} \cdot v_{ds} \cdot (2 \cdot v_{gst} - v_{ds}) \cdot (1 + \text{LAMBDA} \cdot v_{ds})$$

The drain current at zero v_{gs} bias (i_{ds}) is related to V_{TO} and BETA by the equation:

$$i_{dss} = \text{BETA}_{\text{eff}} \cdot V_{TO}^2$$

At a given v_{gs}, LAMBDA can be determined from a pair of drain current and drain voltage points measured in the saturation region where v_{gst} < v_{ds}:

$$\text{LAMBDA} = \left(\frac{i_{ds2} - i_{ds1}}{i_{ds1} \cdot v_{ds2} - i_{ds2} \cdot v_{ds1}} \right)$$

DC Model Level 2

The DC characteristics of the JFET Level 2 model are represented by the nonlinear current source (i_{ds}). The value of i_{ds} is determined by the equations:

$$v_{gst} = v_{gs} - V_{TO}$$

v_{gst} < 0 Channel pinched off

$$i_{ds} = 0$$

0 < v_{gst} ≤ v_{ds}, v_{gs} ≥ 0 Saturated region, forward bias

$$i_{ds} = \text{BETA}_{\text{eff}} \cdot v_{gst}^2 \cdot [1 + \text{LAMBDA} \cdot (v_{ds} - v_{gst}) \cdot (1 + \text{LAM1} \cdot v_{gs})]$$

0 < v_{gst} < v_{ds}, v_{gs} < 0 Saturated region, reverse bias

$$i_{ds} = \text{BETA}_{\text{eff}} \cdot v_{gst}^2 \cdot \left[1 - \text{LAMBDA} \cdot (v_{ds} - v_{gst}) \cdot \frac{v_{gst}}{V_{TO}} \right]$$

0 < v_{ds} < v_{gst} Linear region

$$i_{ds} = \text{BETA}_{\text{eff}} \cdot v_{ds} (2 \cdot v_{gst} - v_{ds})$$

DC Model Level 3

The DC characteristics of the MESFET Level 3 model are represented by the nonlinear hyperbolic tangent current source (ids). The value of ids is determined by the equations:

vds>0 Forward region

If model parameters VP and VTO are not specified they are calculated as:

$$VP = -\frac{q \cdot NCHAN \cdot Aeff^2}{2 \cdot D \cdot \epsilon_o}$$

$$VTO = VP + VBI$$

then,

$$vgst = vgs - [VTO + GAMDS \cdot vds + K1(vbs)]$$

$$beteff = \frac{BETAeff}{(1 + UCRIT \cdot vgst)}$$

vgst<0 Channel pinched off

$$ids = idsubthreshold(N0, ND, vds, vgs)$$

vgst>0, SAT=0 On region

$$ids = beteff \cdot (vgst^{VGEXP}) \cdot (1 + LAMBDA \cdot vds) \cdot \tanh(ALPHA \cdot vds) + idsubthreshold(N0, ND, vds, vgs)$$

vgst>0, SAT=1 On region

$$ids = beteff \cdot (vgst^{VGEXP}) \cdot (1 + LAMBDA \cdot vds) \cdot \tanh\left(ALPHA \cdot \frac{vds}{vgst}\right) + idsubthreshold(N0, ND, vds, vgs)$$

vgst>0, SAT=2, vds<3/ALPHA On region

$$ids = beteff \cdot vgst^2 \cdot (1 + LAMBDA \cdot vds) \cdot \left[1 - \left(1 - ALPHA \cdot \frac{vds}{3} \right)^3 \right] \\ + idsubthreshold(N0, ND, vds, vgs)$$

vgst>0, SAT=2, vds>3/ALPHA On region

$$ids = beteff \cdot vgst^2 \cdot (1 + LAMBDA \cdot vds) \\ + idsubthreshold(N0, ND, vds, vgs)$$

If vgst > 0, SAT=3 is the same as SAT=2, except exponent 3 and denominator 3 are parameterized as SATEXP, and exponent 2 of vgst is parameterized as VGEXP.

Note: *idsubthreshold* is a special function that calculates the subthreshold currents given the model parameters N0 and ND.

JFET and MESFET Noise Models

Noise Parameters

Name (Alias)	Default	Description
AF	1.0	Flicker noise exponent
KF	0.0	Flicker noise coefficient. Reasonable values for KF are in the range 1e-19 to 1e-25 V ² F.
NLEV	2.0	Noise equation selector
GDSNOI	1.0	Channel noise coefficient. Use with NLEV=3.

Noise Equations

The JFET noise model is shown in Figure 5-4. Thermal noise generation in the drain and source regions (RD and RS resistances) is modeled by the two current sources, *inrd* and *inrs*. The units of *inrd* and *inrs* are:

$$inrd = \left(\frac{4 \cdot k \cdot t}{rd} \right)^{1/2}$$

$$inrs = \left(\frac{4 \cdot k \cdot t}{rs} \right)^{1/2}$$

Channel thermal and flicker noise are modeled by the current source *ind* and defined by the equation:

$$ind = channelthermalnoise + flickernoise$$

If the model parameter NLEV is less than 3, then:

$$channelthermalnoise = \left(\frac{8 \cdot k \cdot t \cdot gm}{3} \right)^{1/2}$$

The previous formula, used in saturation and linear regions, can lead to wrong results in the linear region. For example, at $V_{DS}=0$, channel thermal noise becomes zero, because $g_m=0$. This is physically impossible. If you set the NLEV model parameter to 3, simulation uses a different equation, which is valid in both linear and saturation regions⁴.

For NLEV=3

$$\text{channelthermalnoise} = \left(\frac{8kt}{3} \cdot \text{BETAeff} \cdot (v_{gs} - V_{TO}) \cdot \frac{1 + \alpha + \alpha^2}{\alpha} \cdot \text{GDSNOI} \right)$$

where

$$\alpha = 1 - \frac{v_{ds}}{v_{gs} - V_{TO}}, \quad \text{Linear region}$$

$$\alpha = 0 \quad \text{Saturation region}$$

The flicker noise is calculated as:

$$\text{flickernoise} = \left(\frac{K_F \cdot i_{ds}^{AF}}{f} \right)^{1/2}$$

Noise Summary Printout Definitions

RD, V ² /HZ	output thermal noise due to drain resistor
RS, V ² /HZ	output thermal noise due to source resistor
RG, V ² /HZ	output thermal noise due to gate resistor
ID, V ² /HZ	output thermal noise due to channel
FN, V ² /HZ	output flicker noise
TOT, V ² /HZ	total output noise (TOT = RD + RS + RG + ID + FN)
ONoise	output noise
INoise	input noise

⁴Tsividis, Yanis P., *Operation and Modeling of the MOS Transistor*, McGraw-Hill, 1987, p. 340.

JFET and MESFET Temperature Equations

[Table 5-9](#) lists temperature effect parameters. The temperature effect parameters apply to Levels 1, 2, and 3. They include temperature parameters for the effect of temperature on resistance, capacitance, energy gap, and a number of other model parameters. The temperature equation selectors, TLEV and TLEVC, select different temperature equations for the calculation of energy gap, saturation current, and gate capacitance. TLEV is either 0, 1, or 2 while TLEVC is either 0, 1, 2, or 3.

Table 5-9: Temperature Parameters (Levels 1, 2, and 3)

Function	Parameter
capacitance	CTD, CTS
DC	M, TCV, XTI
energy gap	EG, GAP1, GAP2
equation selections	TLEV, TLEVC
grading	M
mobility	BEX
resistance	TRD, TRS

Temperature Effect Parameters

Table 5-10: Temperature Effect Parameters (Sheet 1 of 3)

Name (Alias)	Units	Default	Description
BETATCE	1/°	0.0	Beta temperature coefficient for TriQuint model
BEX		0.0	Mobility temperature exponent, correction for low field mobility
CTD	1/°	0.0	Temperature coefficient for gate-drain junction capacitance. TLEVC=1 enables CTD to override the default temperature compensation.
CTS	1/°	0.0	Temperature coefficient for gate-source junction capacitance. TLEVC=1 enables CTS to override the default temperature compensation.
EG	eV	1.16	Energy gap for the gate to drain and gate to source diodes at 0 °K <ul style="list-style-type: none"> ■ 1.17 - silicon ■ 0.69 - Schottky barrier diode ■ 0.67 - germanium ■ 1.52 - gallium arsenide
GAP1	eV/°	7.02e-4	First bandgap correction factor, from Sze, alpha term <ul style="list-style-type: none"> ■ 7.02e-4 - silicon ■ 4.73e-4 - silicon ■ 4.56e-4 - germanium ■ 5.41e-4 - gallium arsenide

Table 5-10: Temperature Effect Parameters (Sheet 2 of 3)

Name (Alias)	Units	Default	Description
GAP2	x	1108	Second bandgap correction factor, from Sze, beta term <ul style="list-style-type: none"> ■ 1108 - silicon ■ 636 - silicon ■ 210 - germanium ■ 204 - gallium arsenide
M (MJ)		0.50	Grading coefficient for gate-drain and gate-source diodes <ul style="list-style-type: none"> ■ 0.50 - step junction ■ 0.33 - linear graded junction
N		1.0	Emission coefficient for gate-drain and gate-source diodes
TCV (VTOTC)	1/°	0.0	Temperature compensation coefficient for VTO (threshold voltage)
TLEV		0.0	Temperature equation selector for junction diodes. Interacts with the TLEVC parameter.
TLEVC		0.0	Temperature equation selector for junction capacitances and potential. Interacts with the TLEV parameter.
TPB	V/°	0.0	Temperature coefficient for PB. TLEVC=1 or 2 overrides the default temperature compensation.
TRD (TDR1)	1/°	0.0	Temperature coefficient for drain resistance

Table 5-10: Temperature Effect Parameters (Sheet 3 of 3)

Name (Alias)	Units	Default	Description
TRG (TRG1)	1/°	0	Temperature coefficient for gate resistance
TRS (TRS1)	1/°	0.0	Temperature coefficient for source resistance
XTI		0.0	Saturation current temperature exponent XTI=3 for silicon diffused junction or XTI=2 for Schottky barrier diode

Temperature Compensation Equations

Energy Gap Temperature Equations

To determine energy gap for temperature compensation, use the equation:

TLEV = 0 or 1

$$\text{egnom} = 1.16 - 7.02\text{e-}4 \cdot \frac{\text{tnom}^2}{\text{tnom} + 1108.0}$$

$$\text{eg}(t) = 1.16 - 7.02\text{e-}4 \cdot \frac{t^2}{t + 1108.0}$$

TLEV = 2

$$\text{egnom} = \text{EG} - \text{GAP1} \cdot \frac{\text{tnom}^2}{\text{tnom} + \text{GAP2}}$$

$$\text{eg}(t) = \text{EG} - \text{GAP1} \cdot \frac{t^2}{t + \text{GAP2}}$$

Saturation Current Temperature Equations

The saturation current of the gate junctions of the JFET varies with temperature according to the equation:

$$is(t) = IS \cdot e^{\frac{facIn}{N}}$$

TLEV=0 or 1

$$facIn = \frac{EG}{vt(tnom)} - \frac{EG}{vt(t)} + XTI \cdot \ln\left(\frac{t}{tnom}\right)$$

TLEV=2

$$facIn = \frac{egnom}{vt(tnom)} - \frac{eg(t)}{vt(t)} + XTI \cdot \ln\left(\frac{t}{tnom}\right)$$

Gate Capacitance Temperature Equations

Temperature equations calculate the gate capacitances. The CTS and CTD parameters are the linear coefficients. If you set TLEVC to zero, simulation uses these equations. To achieve a zero capacitance variation, set the coefficients to a very small value (such as 1e-6), and set TLEVC=1 or 2.

TLEVC=0

$$CGS(t) = CGS \cdot \left[1 + M \cdot \left(4.0e-4 \cdot \Delta t - \frac{PB(t)}{PB} + 1 \right) \right]$$

$$CGD(t) = CGD \cdot \left[1 + M \cdot \left(4.0e-4 \cdot \Delta t - \frac{PB(t)}{PB} + 1 \right) \right]$$

where:

$$PB(t) = PB \cdot \left(\frac{t}{tnom} \right) - vt(t) \cdot \left[3 \ln\left(\frac{t}{tnom}\right) + \frac{egnom}{vt(tnom)} - \frac{eg(t)}{vt(t)} \right]$$

TLEVC=1

$$CGS(t) = CGS \cdot (1 + CTS \cdot \Delta t)$$

$$CGD(t) = CGD \cdot (1 + CTD \cdot \Delta t)$$

where:

$$PB(t) = PB - TPB \cdot \Delta t$$

TLEVC=2

$$CGS(t) = CGS \cdot \left(\frac{PB}{PB(t)} \right)^M$$

$$CGD(t) = CGD \cdot \left(\frac{PB}{PB(t)} \right)^M$$

where:

$$PB(t) = PB - TPB \cdot \Delta t$$

TLEVC=3

$$CGS(t) = CGS \cdot \left(1 - 0.5 \cdot dpbdt \cdot \frac{\Delta t}{PB} \right)$$

$$CGD(t) = CGD \cdot \left(1 - 0.5 \cdot dpbdt \cdot \frac{\Delta t}{PB} \right)$$

where:

$$PB(t) = PB + dpbdt \cdot \Delta t$$

TLEV=0 or 1

$$dpbdt = \frac{- \left[egnom + 3 \cdot vt(tnom) + (1.16 - egnom) \cdot \left(2 - \frac{tnom}{tnom + 1108} \right) - PB \right]}{tnom}$$

TLEV=2

$$dpbdt = \frac{-\left[egnom + 3 \cdot vt(tnom) + (EG - egnom) \cdot \left(2 - \frac{tnom}{tnom + GAP2}\right) - PB\right]}{tnom}$$

Threshold Voltage Temperature Equation

The threshold voltage of the JFET varies with temperature according to the equation:

$$VTO(t) = VTO - TCV \cdot \Delta t$$

$$CVTO(t) = CVTO - TCV \cdot \Delta t$$

Mobility Temperature Equation

The mobility temperature compensation equation is updated as:

$$BETA(t) = BETA \cdot \left(\frac{t}{tnom}\right)^{BEX} \quad \text{If } BETATCE=0$$

Otherwise (TriQuint model):

$$BETA(T) = BETA \cdot 1.01^{BETATCE(t - tnom)}$$

Parasitic Resistor Temperature Equations

The RD and RS resistances in JFET vary with temperature according to the equations:

$$RD(t) = RD \cdot (1 + TRD \cdot \Delta t)$$

$$RS(t) = RS \cdot (1 + TRS \cdot \Delta t)$$

$$RG(t) = RG \cdot (1 + TRG \cdot \Delta t)$$

TriQuint Model (TOM) Extensions to Level=3

TOM “TriQuint’s Own Model”⁵ is implemented as part of the existing GaAs Level 3 model.⁶

There are a few differences from the original implementation. The Avant! version of the TOM model takes advantage of existing Level 3 features to provide:

- Subthreshold model (NG, ND)
- Channel and source/drain resistances, geometrically derived from width and length (RD, RG, RS, RSH, RSHG, RSHL, HDIF, LDIF) (ACM=1)
- Photolithographic compensation (LDEL, WDEL, ALIGN)
- Substrate terminal
- Geometric model with width and length specified in the element (ACM=1)
- Automatic model selection as a function of width and length (WMIN, WMAX, LMIN, LMAX)
- User-defined band-gap coefficients (EG, GAP1, GAP2)

Several alias TOM parameters are defined for existing Level 3 parameters to make the conversion easier. An alias allows the original name or the alias name to be used in the .MODEL statement. However, the model parameter printout is in the original name. Please note that in two cases, a sign reversal is needed, even when using the TOM parameter name.

⁵A.J. McCamant, G.D. Mc Cormack, and D.H.Smith, *An Improved GaAs MESFET Model for SPICE*, IEEE.

⁶W.Curtice, A MESFET Model For Use In the Design of GaAs Integrated Circuits, *IEEE Tran, Microwave*, and H.Statz, P.Newman, I.W.Smith, R.A. Pucel, and H.A. Haus, “GaAs FET Device And Circuit Simulation in SPICE”.

Alias	Printout Name	Note
<i>Q</i>	<i>VGEXP</i>	
<i>GAMMA</i>	<i>GAMDS</i>	sign opposite of TriQuint's original
<i>VTOTC</i>	<i>TCV</i>	sign opposite of TriQuint's original
<i>TRG1</i>	<i>TRG</i>	
<i>TRD1</i>	<i>TRD</i>	
<i>TRS1</i>	<i>TRS</i>	

TOM Model Parameters

Name (Alias)	Description
BETATCE	<p>Temperature coefficient for BETA If betatce is set to a nonzero value:</p> $\text{BETA}(\text{temp}) = \text{BETA}(\text{tnom}) \cdot 1.01^{(\text{BETATCE} \cdot (\text{temp} - \text{tnom}))}$ <p>The more common Beta temperature update is:</p> $\text{BETA}(\text{temp}) = \text{BETA}(\text{tnom}) \cdot \left(\frac{\text{temp}}{\text{tnom}}\right)^{\text{BEX}}$
DELTA	<p>Ids feedback parameter of the TOM model. This parameter is not used if its value is zero. DELTA can be negative or positive.</p> $i_{ds} \Rightarrow \frac{i_{ds}}{\max[(-1 + v_{ntol}), (\text{DELTA} + v_{ds} \cdot i_{ds})]}$
CAPDS	<p>Drain-to-source capacitance</p> $\text{CAPDSeff} = \text{CAPDS} \cdot \frac{W_{\text{eff}}}{L_{\text{eff}}} \cdot M$

Note: In the original TOM implementation by TriQuint, parameters LAMBDA and UCRIT do not exist. Therefore, they must remain zero (their default value) in Level 3 in order to reproduce the TOM model. Use of nonzero values for these parameters with nonzero BETATCE, DELTA, or CAPDS results in a hybrid model.

Level 7 TOM3 (TriQuint's Own Model III)

TOM3 is available as JFET/MESFET Level 7 in the Avant! True-Hspice models. It was developed by TriQuint to improve the accuracy of the capacitance equations, using quasi-static charge conservation in the implanted layer of a MESFET.

Using the TOM3 Model

1. Set Level=7, to identify the model as the TOM3 model.
2. The default room temperature is 25 in the Avant! True-Hspice models, but is 27 in most other simulators. When comparing to other simulators, set the simulation temperature to 27, using either .TEMP 27 or .OPTIONS TNOM=27.
3. The set of model parameters should always include the model reference temperature, TNOM, which corresponds to TREF in other levels in the Avant! True-Hspice models. The default for TR is 25.
4. TOM3 has its own charge-based capacitance model. This model ignores the CAPOP parameter, which selects different capacitance models.
5. The model uses the analytical derivatives for the conductances. This model ignores the DERIV parameter, which selects the finite difference method.
6. You can use DTEMP with this model. DTEMP increases the temperature of individual elements, relative to the circuit temperature. Set DTEMP on the element line.
7. The general syntax for the element is the same as the other standard JFET/MESFET models.
8. The model is defined by a specific sub-circuit, and a set of device equations. The topology uses local feedback, which decreases the DC output conductance to model drain, model dispersion, and self-heating effects.

Note: For more informations, refer to “TOM3 Equations, Revised: 2 December 1999” by Robert B. Hallgren and David S. Smith.

Model Description

DC Equations

Drain to Source Current (I_{DS})

$$I_{DS} = I_0 \cdot (1 + \mathbf{LAMBDA} \cdot V_{DS})$$

$$I_0 = \beta \cdot V_G^{\mathbf{a}} \cdot f_K$$

$$f_K = \frac{\alpha \cdot V_{DS}}{\left[1 + (\alpha \cdot V_{DS})^{\mathbf{K}}\right]^{1/\mathbf{K}}}$$

$$V_G = \mathbf{Q} \cdot V_{ST} \cdot \log[\exp(u) + 1]$$

$$u = \frac{V_{GS} - V_{TO} + \gamma \cdot V_{DS}}{\mathbf{Q} \cdot V_{ST}}$$

$$V_{ST} = V_{ST0} \cdot (1 + \mathbf{M}_{ST0} \cdot V_{DS})$$

Trans-conductance

$$G_M = \left(\frac{\mathbf{Q} \cdot \beta \cdot f_K \cdot V_G^{\mathbf{a}-1}}{1 + \exp(-u)} \right) \cdot (1 + \mathbf{LAMBDA} \cdot V_{DS})$$

Output Conductance

$$G_{DS} = \mathbf{LAMBDA} \cdot I_0 + G_M \cdot \left(\gamma - \frac{(V_{GS} - V_{TO} + \gamma \cdot V_{DS}) \cdot \mathbf{M}_{ST0}}{1 + \mathbf{M}_{ST0} \cdot V_{DS}} \right) \\ + \left[\left(\frac{\mathbf{Q} \cdot I_0 \cdot \mathbf{M}_{ST0}}{1 + \mathbf{M}_{ST0} \cdot V_{DS}} \right) + \left(\frac{\alpha \cdot \beta \cdot V_G^{\mathbf{a}}}{\left[1 + (\alpha \cdot V_{DS})^{\mathbf{K}}\right]^{1+1/\mathbf{K}}} \right) \right] \cdot (1 + \mathbf{LAMBDA} \cdot V_{DS})$$

Gate Leakage Diode Current

ILK and PLK have no temperature dependence.

$$I_{LS} = ILK \cdot \left(1 - \exp \frac{-V_{GS}}{PLK}\right) \quad G_{LS} = \left(\frac{ILK}{PLK}\right) \cdot \left(\exp \frac{-V_{GS}}{PLK}\right)$$

$$I_{LD} = ILK \cdot \left(1 - \exp \frac{-V_{GD}}{PLK}\right) \quad G_{LD} = \left(\frac{ILK}{PLK}\right) \cdot \left(\exp \frac{-V_{GD}}{PLK}\right)$$

Temperature and Geometry Dependence

$$\beta = AREA \cdot \mathbf{BETA} \cdot 1.01^{\mathbf{BETATCE} \cdot (T - T_{NOM})}$$

$$\alpha = \mathbf{ALPHA} \cdot 1.01^{\mathbf{ALPHATCE} \cdot (T - T_{NOM})}$$

$$V_{TO} = \mathbf{VTO} + \mathbf{VTOTC} \cdot (T - T_{NOM})$$

$$\gamma = \mathbf{GAMMA} + \mathbf{GAMMATC} \cdot (T - T_{NOM})$$

$$V_{ST0} = \mathbf{VST} + \mathbf{VSTTC} \cdot (T - T_{NOM})$$

$$V_{MT0} = \mathbf{MST} + \mathbf{MSTTC} \cdot (T - T_{NOM})$$

Capacitance Equations

Combined Gate Charge

$$Q_{GG} = Q_{GL} \cdot f_T + Q_{GH} \cdot (1 - f_T) + \mathbf{QGG0} \cdot (V_{GSI} + V_{GDI})$$

$$C_{GS} = C_{GSL} \cdot f_T + C_{GSH} \cdot (1 - f_T) + (Q_{GL} - Q_{GH}) \cdot \frac{\partial f_T}{\partial V_{GSI}} + \mathbf{QGG0}$$

$$C_{GD} = C_{GDL} \cdot f_T + C_{GDH} \cdot (1 - f_T) + (Q_{GL} - Q_{GH}) \cdot \frac{\partial f_T}{\partial V_{GDI}} + \mathbf{QGG0}$$

$$f_T = \exp(-\mathbf{QGGB} \cdot I_{DS} \cdot V_{DS})$$

$$\frac{\partial f_T}{\partial V_{GS}} = -\mathbf{QGGB} \cdot [I_{DS} + (g_m + g_{ds}) \cdot V_{DS}] \cdot f_T$$

$$\frac{\partial f_T}{\partial V_{GD}} = \mathbf{QGGB} \cdot [I_{DS} + g_{ds} \cdot V_{DS}] \cdot f_T$$

Lower Power Gate Charge

$$Q_{GL} = qgl + \mathbf{QGCL} \cdot (V_{GS} + V_{GD})$$

$$qgl = \mathbf{QGQL} \cdot \exp[\mathbf{QGAG} \cdot (V_{GS} + V_{GD})] \cdot \cosh(\mathbf{QGAD} \cdot V_{DS})$$

$$C_{GSL} = qgl \cdot [\mathbf{QGAG} + \mathbf{QGAD} \cdot \tanh(\mathbf{QGAD} \cdot V_{DS})] + \mathbf{QGCL}$$

$$C_{GDL} = qgl \cdot [\mathbf{QGAG} - \mathbf{QGAD} \cdot \tanh(\mathbf{QGAD} \cdot V_{DS})] + \mathbf{QGCL}$$

High Power Gate Charge

$$Q_{GH} = \mathbf{QGQH} \cdot \log\left(1 + \frac{I_{DS}}{\mathbf{QGI0}}\right) + \mathbf{QGS}H \cdot V_{GS} + \mathbf{QGD}H \cdot V_{GD}$$

$$C_{GSH} = (G_M + G_{DS}) \cdot \left(\frac{\mathbf{QGQH}}{I_{DS} + \mathbf{QGI0}}\right) + \mathbf{QGS}H$$

$$C_{GDH} = -G_{DS} \cdot \left(\frac{\mathbf{QGQH}}{I_{DS} + \mathbf{QGI0}}\right) + \mathbf{QGD}H$$

Parameters

Table 5-11: TOM3 Parameters (Sheet 1 of 3)

Name (Alias)	Description	Units	Default
LEVEL	Model Index (7 for TOM3)	-	1
TNOM	Reference temperature		25
VTO	Threshold voltage	V	-2
VTOTC	Threshold voltage temperature coefficient	V/K	0
ALPHA	Saturation factor	1/V	2
BETA	Transconductance parameter	A/V^{-Q}	0.1
LAMBDA	Channel length modulation parameter	1/V	0
VBI	Gate diode built-in potential	V	1
CDS	Drain to source capacitance	F	1E-12
IS	Forward gate diode saturation current	A	1E-14
KF	Flicker noise coefficient	-	0
AF	Flicker noise exponent	-	1
GAMMA	Drain voltage-induced threshold voltage lowering coefficient	-	0
Q	Parameter Q to model the non-square-law of the drain current	-	2
EG	Barrier height at 0K(used for capacitance model)	V	1.11
XTI	Diode saturation current temperature coefficient	-	0

Table 5-11: TOM3 Parameters (Sheet 2 of 3)

Name (Alias)	Description	Units	Default
VST	Sub-threshold slope	V	1
ALPHATCE	ALPHA temperature coefficient (exponential)	K ⁻¹	0
ILK	Leakage diode current parameter	A	0
PLK	Leakage diode potential parameter	V	1
K	Knee-function parameter	-	2
VSTTC	Linear temperature coefficient of VST	VK ⁻¹	0
QGQL	Charge parameter	FV	5E-16
QGQH	Charge parameter	FV	-2E-16
QGI0	Charge parameter	A	1E-6
QGAG	Charge parameter	V ⁻¹	1
QGAD	Charge parameter	V ⁻¹	1
QGGB	Charge parameter	A ⁻¹ V ⁻¹	100
QGCL	Charge parameter	F	2E-16
QGSB	Sidewall capacitance	F	1E-16
QGDH	Sidewall capacitance	F	0
QGG0	Charge parameter	F	0
MST	Sub-threshold slope – drain parameter	V ⁻¹	0
N	Forward gate diode ideality factor	-	1
GAMMATC	Linear temperature coefficient for GAMMA	K ⁻¹	0

Table 5-11: TOM3 Parameters (Sheet 3 of 3)

Name (Alias)	Description	Units	Default
VBITC	Linear temperature coefficient for VBI	VK^{-1}	0
CGSTCE	Linear temperature coefficient for C_{GS}	K^{-1}	0
CGDTCE	Linear temperature coefficient for C_{GD}	K^{-1}	0
MSTTC	Linear temperature coefficient for MST	$V^{-1}K^{-1}$	0
BETATCE	Linear temperature coefficient for BETA	K^{-1}	0

Level 8 Materka Model

This section describes the Avant! True-Hspice JFET&MESFET model Level=8.

For more information about this model, see Compact dc Model of GaAs FETs for Large-Signal Computer Calculation, *IEEE Journal of Solid-State Circuits*, Vol, SC-18, No.2, April 1983, and Computer Calculation of Large-Signal GaAs FET Amplifier Characteristics, *IEEE Transactions on Microwave Theory and Techniques*, Vol. MTT-33, No. 2, February 1985.

Using the Materka Model

1. Set Level=8.
2. The default room temperature is 25 in the Avant! True-Hspice model, but is 27 in most other simulators. When comparing to other simulators, set the simulation temperature to 27, using either .TEMP 27 or .OPTIONS TNOM=27.
3. The model has its own charge-based capacitance model. This model ignores the CAPOP parameter, which selects difference capacitance.
4. The ACM parameter is not supported.

Description of Parameters

DC Model

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2 \tanh \left(\frac{\alpha 1 \cdot V_{DS}}{V_{GS} - V_P} \right)$$

$$g_m = \frac{\partial I_D}{\partial V_{GS}} = I_{DSS} \left[-\frac{2}{V_P} \left(1 - \frac{V_{GS}}{V_P} \right) \cdot \tanh \left(\frac{\alpha 1 \cdot V_{DS}}{V_{GS} - V_P} \right) \right.$$

$$\left. + \left(1 - \frac{V_{GS}}{V_P} \right)^2 \cdot \operatorname{sech}^2 \left(\frac{\alpha 1 \cdot V_{DS}}{V_{GS} - V_P} \right) \cdot \frac{-\alpha 1 \cdot V_{DS}}{(V_{GS} - V_P)^2} \right]$$

$$g_{DS} = \frac{\partial I_D}{\partial V_{DS}} = I_{DSS} \cdot \left(1 - \frac{V_{GS}}{V_P} \right) \cdot \left[-\frac{2\gamma V_{GS}}{V_P^2} \cdot \tanh \left(\frac{\alpha 1 \cdot V_{DS}}{V_{GS} - V_P} \right) \right.$$

$$\left. + \left(1 - \frac{V_{GS}}{V_P} \right) \cdot \operatorname{sech}^2 \left(\frac{\alpha 1 \cdot V_{DS}}{V_{GS} - V_P} \right) \cdot \frac{\alpha 1 \cdot (V_{GS} - V_{PO})}{(V_{GS} - V_P)^2} \right]$$

$$V_P = V_{TO} + \gamma V_{DS}$$

Table 5-12: DC Model Parameters

Name (Alias)	Units	Default	Description
LEVEL		1.0	Level=8 is the Materka MESFET model.
ALPHA1			Empirical constant
VTO	V	-2.0	Threshold voltage. If set, it overrides internal calculation. A negative VTO is a depletion transistor regardless of NJF or PJF. A positive VTO is always an enhancement transistor.
VP	V		Pinch-off voltage (default is calculated)
IDSS	A	0.1	Drain saturation current for Vgs=0
GAMMA	1/V	0.0	Voltage slope parameter of pinch-off voltage

Gate Capacitance Model

$$C_{GS} = \frac{CGS}{4\sqrt{1 - \frac{v_{new}}{PB}}} \left[1 + \frac{v_{eff} - v_{te}}{\sqrt{(v_{eff} - v_{te})^2 + (0.2)^2}} \right] \cdot \left[1 + \frac{v_{ds}}{\sqrt{v_{ds}^2 + \left(\frac{1}{ALPHA1} \right)^2}} \right] + \left[\frac{CGD}{2} \left(1 - \frac{v_{ds}}{\sqrt{v_{ds}^2 + \left(\frac{1}{ALPHA1} \right)^2}} \right) \right]$$

$$C_{GD} = \frac{CGS}{4\sqrt{1 - \frac{v_{new}}{PB}}} \left[1 + \frac{v_{eff} - v_{te}}{\sqrt{(v_{eff} - v_{te})^2 + (0.2)^2}} \right] \cdot \left[1 - \frac{v_{ds}}{\sqrt{v_{ds}^2 + \left(\frac{1}{ALPHA1} \right)^2}} \right] + \left[\frac{CGD}{2} \left(1 + \frac{v_{ds}}{\sqrt{v_{ds}^2 + \left(\frac{1}{ALPHA1} \right)^2}} \right) \right]$$

$$v_{te} = VTO + GAMMA \cdot v_{ds} = \text{effective threshold}$$

$$v_{eff} = \frac{1}{2} \left[v_{gs} + v_{gd} + \sqrt{v_{ds}^2 + \left(\frac{1}{ALPHA1} \right)^2} \right]$$

$$v_{new} = \frac{1}{2} \left[v_{eff} + v_{te} + \sqrt{(v_{eff} - v_{te})^2 + (0.2)^2} \right]$$

Table 5-13: Gate Capacitance Model Parameters

Name (Alias)	Units	Default	Description
CGS	F	0.0	Zero-bias gate-source junction capacitance
CGD	F	0.0	Zero-bias gate-drain junction capacitance
PB	V	0.8	Gate Junction Potential
N		1.0	Emission coefficient for gate-drain and gate-source diodes

Noise Model

Two current sources model the thermal noise generation in the drain and source regions (RD and RS resistances):

- *inrd*
- *inrs*

inrd and *inrs* are modeled by:

$$inrs = \left(\frac{4kt}{rs} \right)^{1/2}$$

$$inrd = \left(\frac{4kt}{rd} \right)^{1/2}$$

Channel thermal and flicker noise are modeled by the *ind* current source, and defined by the equation:

ind = channel thermal noise+ flicker noise

$$\text{channel thermal noise} = \left(\frac{8kt \cdot g_m}{3} \right)^{1/2}$$

$$\text{flicker noise} = \left(\frac{KF \cdot ids^{AF}}{f} \right)^{1/2}$$

Table 5-14: Noise Model Parameters

Name (Alias)	Units	Default	Description
AF		1.0	Flicker noise exponent
KF		0.0	Flicker noise coefficient. Reasonable values for KF are in the range 1e-19 to 1e-25 V2 F.

Example

```
.MODEL      NCH      NJF      LEVEL=8
+ IDSS      = 69.8e-3  VTO    = -2      GAMMA    = 0
+ ALPHA1    = 1        RS     = 0        RD       = 0
+ CGS       = 1e-15    CGD    = 2e-16    PB       = 0.8
+ IS        = 5e-16    AF     = 1        KF       = 0
+ FC        = 0.5
.END
```




Chapter 6

Using Transmission Lines

A transmission line is a passive element that connects any two conductors, at any distance apart. One conductor sends the input signal through the transmission line, and the other conductor receives the output signal from the transmission line. The signal that is transmitted from one end of the pair to the other end, is voltage between the conductors.

Examples of transmission lines include:

- Power transmission lines.
- Telephone lines.
- Waveguides.
- Traces on printed circuit boards and multi-chip modules (MCMs).
- Bonding wires in semiconductor IC packages.
- On-chip interconnections.

This chapter describes the basic transmission line simulation equations. It explains how to use these equations as an input to the transmission line model, the *W* element.¹

This chapter also shows you an optional method for computing the parameters of the transmission line equations, using the *field solver* model.

¹For more information about the *W* element, see Dmitri Kuznetsov, "Optimal Transient Simulation of Transmission Lines," *IEEE Trans., Circuits Syst.*, vol.43, pp. 110-121, Feb., 1996.

The W element is a versatile transmission line model, which you can apply to efficiently and accurately simulate transmission lines, ranging from a simple lossless line, to complex frequency-dependent lossy-coupled lines. Unlike the U Element (see [Appendix A, “Ideal and Lumped Transmission Lines”](#)), the W Element can output accurate simulation results, without fine-tuning optional parameters.

Transmission line simulation is challenging and time-consuming, because extracting transmission line parameters from physical geometry requires a significant effort. To minimize this effort, you can use a simple (but efficient and accurate) 2-D electromagnetic field solver, which calculates the electrical parameters of a transmission line system, based on its cross-section.

This chapter includes the following topics:

- [Equations and Parameters](#)
- [Frequency-Dependent Matrices](#)
- [Wave Propagation](#)
- [Using the W Element](#)
- [Extracting Transmission Line Parameters \(Field Solver\)](#)
- [Frequency Table Model](#)

Equations and Parameters

Maxwell's equations, for the transverse electromagnetic (TEM) waves on multi-conductor transmission lines, reduce to the telegrapher's equations. The general form of the telegrapher's equation in the frequency domain is:

$$-\frac{\partial}{\partial z}\mathbf{v}(z, \omega) = [\mathbf{R}(\omega) + j\omega\mathbf{L}(\omega)]\mathbf{i}(z, \omega)$$

$$-\frac{\partial}{\partial z}\mathbf{i}(z, \omega) = [\mathbf{G}(\omega) + j\omega\mathbf{C}(\omega)]\mathbf{v}(z, \omega)$$

where:

- Boldface lower-case symbols denote vectors.
- Boldface upper-case symbols denote matrices.
- v is the voltage vector across the lines.
- i is the current vector along the lines.

For the TEM mode, the transverse distribution of electromagnetic fields at any instant of time, is identical to that for the static solution. From a static analysis, you can derive the four parameters for multi-conductor TEM transmission lines:

- resistance matrix R
- inductance matrix L
- conductance matrix G
- capacitance matrix C

The telegrapher's equations, and the four parameter matrices from a static analysis, completely and accurately describe TEM lines.

Unfortunately, not all transmission lines support pure TEM waves; some multi-conductor systems inherently produce longitudinal field components. In particular, waves propagating in either the presence of conductor losses or the absence of dielectric homogeneity (but not dielectric losses), must have longitudinal components.

However, if the transverse components of the fields are significantly larger than the longitudinal components, the telegrapher's equations (and the four parameter matrices obtained from a static analysis) still provide a good approximation. This is known as a *quasi-static approximation*.

Multi-conductor systems, in which this approximation is valid, are called *quasi-TEM lines*. For typical micro-strip systems, the quasi-static approximation holds, up to a few gigahertz.

Frequency-Dependent Matrices

The static (constant) L and C matrices are accurate for a wide range of frequencies. In contrast, the static (DC) R matrix applies to only a limited frequency range, mainly due to the skin effect. A good approximate expression of the R resistance matrix, with the skin effect, is:

$$\mathbf{R}(f) \cong \mathbf{R}_o + \sqrt{f}(1 + j)\mathbf{R}_s$$

where:

- \mathbf{R}_o is the DC resistance matrix.
- \mathbf{R}_s is the skin effect matrix.

The imaginary term depicts the correct frequency response at high frequency; however, it might cause significant errors for low-frequency applications. In the W element, you can optionally exclude this imaginary term:

```
Wxxxx i1 i2 ... iN iR o1 o2 ... oN oR N=val L=val
INCLUDESIMAG=NO
```

In contrast, the G (loss) conductance matrix is often approximated as:

$$\mathbf{G}(f) \cong \mathbf{G}_o + \frac{f}{\sqrt{1 + (f/f_{gd})^2}} \mathbf{G}_d$$

where:

- \mathbf{G}_o models the shunt current, due to free electrons in imperfect dielectrics.
- \mathbf{G}_d models the power loss, due to the rotation of dipoles under the alternating field.²
- f_{gd} is a cut-off frequency.

When you set f_{gd} , $G(f)$ keeps linear dependency on the frequency, where the frequency is higher than f_{gd} . In the W element, the default f_{gd} is zero—that is, $G(f)$ does not use the f_{gd} value.

²C. A. Balanis, *Advanced Engineering Electromagnetics*, New York: Wiley, 1989.

You can specify an alternate value in the W Element statement:

```
Wxxx i1 i2 ... iN iR o1 o2 ... oN oR N=val L=val fgd=val
```

If you prefer to use the previous linear dependency, set fgd to 0.

Determining Matrix Properties

All matrices in the previous description are symmetric.

- The diagonal terms of L and C are positive, non-zero.
- The diagonal terms of R_o , R_s , G_o , and G_d are non-negative (can be zero).
- Off-diagonal terms of the L, R_o impedance matrices are non-negative³.
- Off-diagonal terms of admittance matrices C, G_o , and G_d are non-positive.
- Off-diagonal terms of all matrices can be zero.

The elements of admittance matrices are related to the self/mutual admittances (such as those that the U element generates):

$$Y_{ii} = \sum_{j=1}^N Y_{ij}^{(\text{self})/(\text{mutual})}$$

$$Y_{ij} = -Y_{ij}^{\text{mutual}}, i \neq j$$

where Y stands for either C, G_o , or G_d .

A diagonal term of an admittance matrix is the sum of all self and mutual admittance in this row. This term is larger (in absolute value) than the sum of all off-diagonal terms in its row or column. Admittance matrices are strictly diagonally dominant (except for a zero matrix).

³ R_o can have negative off-diagonal terms, but a warning appears. Negative off-diagonal terms normally appear when you characterize R_o at a frequency higher than zero. Theoretically, R_o should not contain negative off-diagonal terms, because these might cause errors during analysis.

You can obtain loop impedance matrix terms from the partial impedance matrix:


$$Z_{ij}^{(\text{loop})} = Z_{ij}^{(\text{partial})} - Z_{io}^{(\text{partial})} - Z_{jo}^{(\text{partial})} + Z_{oo}^{(\text{partial})}$$

where the o index denotes a reference node.

Wave Propagation

To illustrate the physical process of wave propagation and reflection in transmission lines⁴, Figure 6-1 shows lines where simple termination is excited with the voltage step.


Figure 6-1: Propagation of a Voltage Step in a Transmission Line



⁴A good source for information about transmission lines is: H.B. Bakoglu, *Circuits, Interconnections and Packaging for VLSI*. Reading, MA: Addison-Wesley, 1990.

- At the time $t=t_1$, a voltage step from the e_1 source, attenuated by the Z_1 impedance, propagates along the transmission line.
- At $t=t_2$, the voltage wave arrives at the far end of the transmission line, is reflected, and propagates in the backward direction. The voltage at the load end is the sum of the incident and reflected waves.
- At $t=t_3$, the reflected wave arrives back at the near end, is reflected again, and again propagates in the forward direction. The voltage at the source end is the sum of attenuated voltage from the e_1 source, the backward wave, and the reflected forward wave.

Figure 6-2: Surface Plot, for the Transmission Line in [Figure 6-1](#)



The surface plot in [Figure 6-2](#) shows voltage at each point in the transmission line. The input incident propagates from the left (length = 0) to the right. You can observe both reflection at the end of the line (length = 1), and a reflected wave that goes backward to the near end.



Propagating a Voltage Step

This section is a summary of the process in [Figure 6-1 on page 6-8](#), to propagate a voltage step in a transmission line.

- Signals from the excitation source spread-out in the termination networks, and propagate along the line.
- As the forward wave reaches the far-end termination, it does the following:
 1. Reflects.
 2. Propagates backward.
 3. Reflects from the near-end termination.
 4. Propagates forward again.
 5. Continues in a loop.
- The voltage at any point along the line, including the terminals, is a superposition of the forward and backward propagating waves.

[Figure 6-3](#) shows the system diagram for this process.

Figure 6-3: System Model for Transmission Lines



This model reproduces the general relationship between the physical phenomena of wave propagation, transmission, reflection, and coupling in a distributed system. It can represent an arbitrarily-distributed system, such as:

- Transmission lines.
- Waveguides.
- Plane-wave propagation.

You can use this model for:

- System analysis of distributed systems, or
- Writing a macro solution for a distributed system, without complicated mathematical derivations.

In this model:


- W_{vr} and W_{vb} are forward and backward matrix propagation functions for voltage waves.
- T_1 , T_2 stand for the near-end matrix transmission and reflection coefficients.
- Γ_1 , Γ_2 (Gamma_1 , Gamma_2) stand for the far-end matrix transmission and reflection coefficients.

Transmission lines and terminations form a feedback system (as shown in [Figure 6-3 on page 6-11](#)). Because the feedback loop contains a delay, both the phase shift, and the sign of the feedback, change periodically, with the frequency. This causes oscillations in the frequency-domain response of the transmission lines, such as those shown in (b) in [Figure 6-8 on page 6-23](#).

Handling Line-to-Line Junctions


An important special case occurs when the line terminates in another line. [Figure 6-4](#) shows the system diagram for a line-to-line junction. You can use this diagram to:

- Solve multi-layered plane-wave propagation problems.
- Analyze common waveguide structures.
- Derive generalized transmission and reflection coefficient formulas.
- Derive scattering parameter formulas.

Figure 6-4: System Model for a Line-to-Line Junction

The W_{vr} and W_{vb} propagation functions describe how propagation (from one termination to another) affects a wave. These functions are equal for the forward (W_{vr}) and backward (W_{vb}) directions. The off-diagonal terms of the propagation functions represent the coupling between the conductors of a multi-conductor line.

As a wave propagates along the line, it experiences delay, attenuation, and distortion (see [Figure 6-5](#)). Lines with frequency-dependent parameters (that is, all real lines) do not contain the frequency-independent attenuation component.

Figure 6-5: Propagation Function Transient Characteristics (unit-step response)


Using the W Element

The W element is a multi-conductor lossy frequency-dependent transmission line. It provides advanced modeling capabilities for transmission lines.

The W element provides:

- Ability to extract analytical solutions for AC and DC.
- No limit on the number of coupled conductors.
- No restriction on the structure of RLGC matrices; all matrices can be full.
- No spurious ringing, such as the lumped model produces (see [Figure 6-6](#)).
- Accurate modeling of frequency-dependent loss, in the transient analysis.
- Built-in 2D field solver, which you can use to specify the physical line shape.

Figure 6-6: Spurious Ringing in U Element



The *W* element supports the following types of analysis:

- DC
- AC
- Transient
- RF analyses (HB, HPAC, HPACNOISE, PHASENOISE, LIN)
- Parameter sweeps
- Optimization
- Monte-Carlo

Using Time-Step Control

The *W* Element provides accurate results with just 1-2 time steps per excitation transient (0.1 ns in the above example). This element supports iteration count (the `LVLTIM=0` option) and `DVDT` (`LVLTIM=1` or `3`) time step control algorithms. It does not support the `LTE` (`LVLTIM=2`) algorithm yet. The default time-step control algorithm is `DVDT`.

The *W* Element limits the maximum time step by the smallest transmission line delay in the circuit.

The *W* Element supports the `TLINLIMIT` option, as the *T* Element does. The default value of `TLINLIMIT=0` enables special breakpoint building. This improves transient accuracy for short lines, but reduces efficiency. To disable this special breakpoint building, set `TLINLIMIT=1`.

Longer transmission lines might experience prolonged time intervals when nothing happens at the terminals, while the wave propagates along the line. If you increase the time step, when the wave finally reaches the terminal, the accuracy of the simulation decreases. To prevent this, for longer lines excited with short pulses, set the `.option DELMAX` to limit the time step to 0.5-1 of the excitation transient.

.OPTION RISETIME Setting

The W element uses the .OPTION RISETIME parameter to compute the maximum frequency range, for the transient analysis of the W Element. Depending on the value of this parameter, analysis uses one of the following methods to determine the maximum frequency:

- Positive value: The maximum frequency is the inverse of the value that you specify.
- No setting (recommended): Automatically determines the rise time from source statements. This method works for *most* cases. However, if the netlist contains the dependent source (which scales or shifts the frequency information), then you must explicitly set the rise time.
- Zero: The internal W element-bound algorithm computes the maximum frequency for each individual transmission line, and does **not** use the frequency information contained in source statements.

Input Syntax for the W Element

The W element supports four different formats, to specify the transmission line properties:

- Model 1: RLGC-Model specification
 - Internally specified in a .model statement.
 - Externally specified in a different file.
- Model 2: U-Model specification
 - RLGC input for up to five coupled conductors
 - Geometric input (planer, coax, twin-lead)
 - Measured-parameter input
 - Skin effect
- Model 3: Built-in field solver model
- Model 4: Frequency-dependent tabular model.

Syntax

The syntax of the W Element statement is:

```
Wxxx i1 i2 ... iN iR o1 o2 ... oN oR N=val L=val
+ <RLGCMODEL=name or ROGCFILE=name or UMODEL=name
  FSMODEL=name
+ or TABLEMODEL=name> [ INCLUDERSIMAG=YES|NO FGD=val ]
```


where

specifies the

N	Number of signal conductors (excluding the reference conductor).
i1...iN	Node names for the near-end signal-conductor terminal (see Figure 6-7).
iR	Node name for the near-end reference-conductor terminal.
o1...oN	Node names for the far-end signal-conductor terminal (see Figure 6-7).
oR	Node name for the far-end reference-conductor terminal.
L	Length of the transmission line.
RLGCMODEL	Name of the RLGC model.
ROGCFILE	Name of the external file with RLGC parameters (see Input Model 1: W Element, RLGC Model on page 6-20).
UMODEL	Name of the U model (see Input Model 2: U Element, RLGC Model on page 6-28).
FSMODEL	Name of the field solver model.

where	specifies the
TABLEMODEL	Name of the frequency-dependent tabular model.
INCLUDERSIMAG	Imaginary term of the skin effect to be considered. The default value is YES. (see Frequency-Dependent Matrices on page 6-5).
FGD	Specifies the cut-off frequency of dielectric loss (see Handling Dielectrics on page 6-40).

Figure 6-7: Terminal Node Numbering



Normally, you can specify parameters in the W Element card in any order. Specify the number of signal conductors, N , after the list of nodes. You can intermix the nodes and parameters in the W Element card.

You can specify only one RLGCmodel, FSmodel, Umodel, or RLGCfile in a single W Element card.

Input Model 1: W Element, RLGC Model

[Equations and Parameters on page 6-3](#) describes the inputs of the W element per unit length matrices:

- R_o
- L
- G
- C
- R_s (skin effect)
- G_d (dielectric loss)

The W element does not limit any of the following parameters:

- Number of coupled conductors.
- Shape of the matrices.
- Line loss.
- Length or amount of frequency dependence.

The RLGC text file contains frequency-dependent RLGC matrices per unit length.

The W element also handles frequency-independent RLGC, and lossless (LC) lines. It does not support RC lines.

Because RLGC matrices are symmetrical, the RLGC model specifies *only* the lower triangular parts of the matrices. The syntax of the RLGC model for the W element is:

```
.MODEL name W MODELTYPE=RLGC N=val Lo=matrix_entries
+ Co=matrix_entries [ Ro=matrix_entries
    Go=matrix_entries
+ Rs=matrix_entries Gd=matrix_entries Rognd=val
    Rsgnd=val
+ Lgnd=val ]
```

where **specifies the**

N Number of conductors (same as in the element card).

L DC *inductance* matrix, per unit length $\left[\frac{H}{m}\right]$.

C DC *capacitance* matrix, per unit length $\left[\frac{F}{m}\right]$.

R_o DC *resistance* matrix, per unit length $\left[\frac{\Omega}{m}\right]$.

G_o DC shunt *conductance* matrix, per unit length $\left[\frac{S}{m}\right]$.

R_s Skin effect *resistance* matrix, per unit length $\left[\frac{\Omega}{m\sqrt{Hz}}\right]$.

G_d Dielectric loss *conductance* matrix, per unit length $\left[\frac{S}{m \cdot Hz}\right]$.

L_{gnd} DC *inductance* value, per unit length, for grounds $\left[\frac{H}{m}\right]$ (reference line).

R_{ognd} DC *resistance* value, per unit length, for ground $\left[\frac{\Omega}{m}\right]$.

R_{s_{gnd}} Skin effect *resistance* value, per unit length, for ground $\left[\frac{\Omega}{m\sqrt{Hz}}\right]$.

Example

The following is an example of an input netlist file, showing the RLGC input usage for the *W* element:

```
* W-Element example, four-conductor line
W1 N=3 1 3 5 0 2 4 6 0 RLGCMODEL=example_rlc l=0.97
V1 1 0 AC=1v DC=0v pulse(4.82v 0v 5ns 0.1ns 0.1ns 25ns)

.AC lin 1000 0Hz 1GHz
.DC v1 0v 5v 0.1v
.tran 0.1ns 200ns

* RLGC matrices for a four-conductor lossy
.MODEL example_rlc W MODELTYPE=RLGC N=3

+ Lo=
+ 2.311e-6
+ 4.14e-7 2.988e-6
+ 8.42e-8 5.27e-7 2.813e-6
+ Co=
+ 2.392e-11
+ -5.41e-12 2.123e-11
+ -1.08e-12 -5.72e-12 2.447e-11

+ Ro=
+ 42.5
+ 0 41.0 + 0 0 33.5
+ Go= + 0.000609
+ -0.0001419 0.000599
+ -0.00002323 -0.00009 0.000502

+ Rs=
+ 0.00135
+ 0 0.001303
+ 0 0 0.001064

+ Gd=
+ 5.242e-13
+ -1.221e-13 5.164e-13
+ -1.999e-14 -7.747e-14 4.321e-13


.end
```



Figure 6-8 shows plots of the simulation results:

- a) DC Sweep.
- b) AC response.
- c) Transient waveforms.

Figure 6-8 also shows that the transmission line behavior of interconnects has a significant and complicated effect on the integrity of a signal. This is why it is very important to accurately model transmission lines when you verify high-speed designs.

Figure 6-8: Simulation Results
(a) DC Sweep



(b) AC Response**(c) Transient Waveforms**

Specifying the RLGC Model in an External File

You can also specify RLGC matrices in an external file (RLGC file). This external file format is more restricted than the RLGC model; for example:

- You cannot include any parameters.
- The file does not support ground inductance and resistance.

Note: This format does not provide any advantage over the RLGC model, so do not use it unless you already have an RLGC file. (It is supported *only* for backward-compatibility.)

The RLGC file specifies only the lower-triangular parts of the matrices. However, in external input, the RLGC file is order-dependent.

The parameters in the RLGC file are in the following order:

N	Number of conductors (same as in the element card).
L	DC <i>inductance</i> matrix, per unit length $\left[\frac{H}{m}\right]$.
C	DC <i>capacitance</i> matrix, per unit length $\left[\frac{F}{m}\right]$.
R _o (Optional)	DC <i>resistance</i> matrix, per unit length $\left[\frac{\Omega}{m}\right]$.
G _o (Optional)	DC shunt <i>conductance</i> matrix, per unit length $\left[\frac{S}{m}\right]$.
R _s (Optional)	Skin effect <i>resistance</i> matrix, per unit length $\left[\frac{\Omega}{m \sqrt{Hz}}\right]$.
G _d (Optional)	Dielectric loss <i>conductance</i> matrix, per unit length $\left[\frac{S}{m \cdot Hz}\right]$.

Note: You can skip optional parameters (they default to zero). But if you specify one of the optional parameters, then you must specify *all* of the preceding parameters, even if they are zero.

Comments and Separators

An asterisk * comments out everything until the end of its line. You can use any of the following characters to separate numbers:

```
space
tab
newline
,
;
(
)
[
]
{
}
```

Example

The following example of an RLGC file, is for the same netlist example used for the RLGC model (in the previous section):

```
* W- Element example, four-conductor line
W1 N=3 1 3 5 0 2 4 6 0 RLGCfile=example.rlc l=0.97
V1 1 0 AC=1v DC=0v pulse(4.82v 0v 5ns 0.1ns 0.1ns 25ns)

.AC lin 1000 0Hz 1GHz
.DC v1 0v 5v 0.1v
.tran 0.1ns 200ns

.end
```


This calls the following `example.rlc` RLGC file:

```
* RLGC parameters for a four-conductor lossy
* frequency-dependent line
* N (number of signal conductors)

3
* Lo
2.311e-6
4.14e-7 2.988e-6
8.42e-8 5.27e-7 2.813e-6

* Co
2.392e-11
-5.41e-12 2.123e-11
-1.08e-12 -5.72e-12 2.447e-11

* Ro
42.5
0 41.0
0 0 33.5

* Go
0.000609
-0.0001419 0.000599
-0.00002323 -0.00009 0.000502

* Rs
0.00135
0 0.001303
0 0 0.001064

* Gd
5.242e-13
-1.221e-13 5.164e-13
-1.999e-14 -7.747e-14 4.321e-13
```

The RLGC file does not support scale suffixes, such as:

n (10^{-9}) or p (10^{-12})

Input Model 2: U Element, RLGC Model

The *W* Element accepts the *U* model as an input, to provide backward compatibility with the *U* Element. It also uses the geometric and measured-parameter interfaces of the *U* model.

To use the *W* Element with the *U* model, on the *W* Element card, specify:

```
Umodel=U-model_name
```

The *W* Element supports all *U*-model modes, including:

- Geometric, Elev=1
 - planar geometry, Plev=1
 - coax, Plev=2
 - twin-lead, Plev=3
- RLGC, Elev=2
- Measured parameters, Elev=3
- Skin-effect, Nlay=2

The only exception is Llev=1, which adds the second ground plane to the *U* model. The *W* Element does not support this. To model the extra ground plane, add an extra conductor to the *W* Element in Elev=2, or use an external lumped capacitor in Elev=1 or Elev=3. For information about the *U* model, see [Appendix A, “Ideal and Lumped Transmission Lines”](#).

Using RLGC Matrices

RLGC matrices, in the RLGC model of the *W* element, are in the Maxwellian format. In the *U* model, they are in self/mutual format. For conversion information, see [Determining Matrix Properties on page 6-6](#). When you use the *U* model, the *W* element performs the conversion internally. [Table 6-1 on page 6-30](#) shows how the RLGC matrices in the *U*-model are related to the RLGC matrices in the *W* element, and how the *W* element uses these matrices.

Handling the Dielectric-loss Matrix

Because the *U* model does not input the G_d dielectric loss matrix, the *W* element defaults G_d to zero when it uses the *U*-model input.

Handling the Skin-effect Matrix

The *U* and *W* elements use the R_s skin-effect resistance in different ways.

- In a *W* Element, the R_s matrix specifies the square-root dependence of the frequency-dependent resistance:

$$\mathbf{R}(f) \cong \mathbf{R}_0 + \sqrt{f}(1 + j)\mathbf{R}_s$$

- In a *U* element, R is the value of skin resistance at the frequency:

$$\mathbf{R} \cong \mathbf{R}_c + \mathbf{R}_s$$

where the core resistance (R_c) is equivalent to the DC resistance (R_0) in the *W* element. The frequency at which the *U* element computes the R matrix is:

$$f_{\text{skin}} = \frac{1}{15 \cdot \text{RISETIME}}$$

For <i>U</i> models with	<i>W</i> Element
RLGC input; Elev=2	Uses the R_s values that you specify in the <i>U</i> model.
Geometric input; Elev=1	Divides the R_s (which the <i>U</i> model computes internally), by $\sqrt{f_{\text{skin}}}$, to obtain the R_s value. For Elev=1, the value of R_s in the <i>U</i> model printout is not the same as the R_s value that the <i>W</i> element actually uses.
Measured-parameter input; Elev=3	Does not support the skin effect.

If you do not specify the RISETIME option, the *U* element uses *Tstep* from the .tran card.

Table 6-1: RLGC Matrices in the W Element and the U Model


W Element Parameters		U Model Parameters	
L, C	$\begin{bmatrix} L_{11} & & \\ L_{12} & L_{22} & \\ L_{13} & L_{23} & L_{33} \end{bmatrix}$		$\begin{bmatrix} C_{r1} + C_{12} + C_{13} & & \\ -C_{12} & C_{r2} + C_{12} + C_{23} & \\ -C_{13} & -C_{23} & C_{r3} + C_{13} + C_{23} \end{bmatrix}$
G_o, G_d	$\begin{bmatrix} G_{r1} + G_{12} + G_{13} & & \\ -G_{12} & G_{r2} + G_{12} + G_{23} & \\ -G_{13} & -G_{23} & G_{r3} + G_{13} + G_{23} \end{bmatrix}$		$\begin{bmatrix} 0 \\ 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}$
	Nlay=1 (no skin effect)		Nlay=2 (skin effect present)
R_o	$\begin{bmatrix} R_{11} + R_{rr} & & \\ R_{rr} & R_{22} + R_{rr} & \\ R_{rr} & R_{rr} & R_{33} + R_{rr} \end{bmatrix}$		$\begin{bmatrix} R_{1c} + R_{rc} & & \\ R_{rc} & R_{2c} + R_{rc} & \\ R_{rc} & R_{rc} & R_{3c} + R_{rc} \end{bmatrix}$
	Nlay=1 (no skin effect)		Nlay=2 (skin effect present)
R_s	$\begin{bmatrix} 0 \\ 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}$	$\frac{1}{\sqrt{f_{\text{skin}}}}$	$\begin{bmatrix} R_{1s} + R_{rs} & & \\ R_{rs} & R_{2s} + R_{rs} & \\ R_{rs} & R_{rs} & R_{3s} + R_{rs} \end{bmatrix}$

Example

The following netlist is for a 4-conductor line, shown in [Figure 6-9](#).

```
* W Element example, four-conductor line, U model
W1 1 3 5 0 2 4 6 0 Umodel=example N=3 l=0.97
.MODEL example U LEVEL=3 NL=3 Elev=2 Llev=0 Plev=1
      Nlay=2
+
+ L11=2.311uH
+ L12=0.414uH L22=2.988uH
+ L13=84.2nH L23=0.527uH L33=2.813uH
+
+ Cr1=17.43pF
+ C12=5.41pF Cr2=10.1pF
+ C13=1.08pF C23=5.72pF Cr3=17.67pF
+
+ R1c=42.5 R2c=41.0 R3c=33.5
+
+ Gr1=0.44387mS
+ G12=0.1419mS Gr2=0.3671mS
+ G13=23.23uS G23=90uS Gr3=0.38877mS
+
+ R1s=0.00135 R2s=0.001303 R3s=0.001064
V1 1 0 AC=1v DC=0v pulse(4.82v 0v 5ns 0.1ns 0.1ns 25ns)
.AC lin 1000 0Hz 1GHz
.DC v1 0v 5v 0.1v
.TRAN 0.1ns 200ns
.END
```

Figure 6-9: 4-Conductor Line



Input Model 3: Built-in Field-Solver Model

Instead of RLGC matrices, you can directly use geometric data with the *W* Element, using a built-in field solver. To use the *W* element with a field solver, specify `FSmodel=<model_name>` on the *W* element card. For a description of the built-in field solver, see [Extracting Transmission Line Parameters \(Field Solver\) on page 6-37](#).

Input Model 4: Frequency-Dependent Tabular Model

You can use the tabular RLGC model as an extension of the analytical RLGC model, to model any arbitrary, frequency-dependent behavior of transmission lines (this model does not support RC lines).

You can use this extension of the *W* element syntax to specify a table model (use a `.MODEL` statement of type *w*). To accomplish this, the `.MODEL` statement refers to `.MODEL` statements where the *type* is *SP* (described in [Frequency Table Model on page 6-60](#)), which contain the *actual* table data for the RLGC matrices.

Notation Used

- Lower-case variable: Scalar quantity
- Upper-case variable: Matrix quantity
- All upper-case words: Keyword
- Parentheses and commas: Optional

Syntax for Table Model Card

```
.MODEL name W MODELTYPE=TABLE N=val LMODEL=l_freq_model
+ CMODEL=c_freq_model [ RMODEL=r_freq_model
+ GMODEL=g_freq_model ]
```

where

specifies the

N	Number of signal conductors (excluding the reference conductor).
LMODEL	SP model name for the <i>inductance</i> matrix array.
CMODEL	SP model name for the <i>capacitance</i> matrix array.
RLMODEL	SP model name for the <i>resistance</i> matrix array. By default, it is zero.
GMODEL	SP model name for the <i>conductance</i> matrix array. By default, it is zero.

Example 1

This is an example of a 2-line system.

```
.MODEL ex1 W MODELTYPE=TABLE N=2 LMODEL=lmod1
+ CMODEL=cmod1 RMODEL=rmod1 GMODEL=gmod1
.MODEL lmod1 sp N=2 SPACING=NONUNIFORM VALTYPE=REAL
+ DATA=( 1,
+ (0.000000e+00 5.602360e-11 -7.047240e-12)
+ )
.MODEL lmod1 N=2 SPACING=NONUNIFORM VALTYPE=REAL
+ INFINITY=(3.93346e-7 4.93701e-8 3.93346e-7)
+ DATA=( 34,
+ (0.000000e+00 3.933460e-07 4.937010e-08 3.933460e-07)
+ (3.746488e+06 4.152139e-07 4.937010e-08 4.151959e-07)
+ .....
+ (4.000000e+09 3.940153e-07 4.937010e-08 3.940147e-07)
+ )
```

```
.MODEL rmod1 N=2 SPACING=NONUNIFORM VALTYPE=REAL
+ DATA=( 34,
+ (0.000000e+00 8.779530e-02 6.299210e-03 8.779530e-02)
+ (3.746488e+06 6.025640e-01 6.299210e-03 6.021382e-01)
+ .....
+ (4.000000e+09 1.690795e+01 6.299210e-03 1.689404e+01)
+ )

.MODEL gmod1 N=2 SPACING=NONUNIFORM VALTYPE=REAL
+ DATA=( 34,
+ (0.000000e+00 5.967166e-11 0.000000e+00 5.967166e-11)
+ (3.746488e+06 1.451137e-05 -1.821096e-06 1.451043e-05)
+ .....
+ (4.000000e+09 1.549324e-02 -1.944324e-03 1.549224e-02)
+ )
```

SP .MODEL Syntax

See [Frequency Table Model on page 6-60](#).

Example 2

This is an example of a 4-conductor transmission line system.

Table 6-2: Input File Listing

Header, options and sources	W Element Tabular Model Example .OPTIONS POST V1 7 0 ac=1v dc=0.5v pulse(0.5v 1.5v 0ns 0.1ns) V2 8 0 dc=1v
Analysis	.DC v1 0.5v 5.5v 0.1v SWEEP length POI 2 1.2 2 .AC lin 200 0Hz 1GHz SWEEP Ro POI 3 400 41.6667 400 .TRAN 0.1ns 50ns
Termination	R1 7 1 50 R2 4 0 450 R3 5 0 450 R8 6 0 450 R5 4 5 10800 R6 5 6 10800 R7 4 6 1393.5

Analytical RLGC model (W Element)	<pre> .SUBCKT sub 1 2 3 4 5 6 7 8 W1 n=3 1 2 3 4 5 6 7 8 l=0.1 fgd=5e6 RLGCMODEL=analytmod .MODEL analytmod W MODELTYPE=RLGC N=3 + Lo=2.41667e-6 + 0.694444e-6 2.36111e-6 + 0.638889e-6 0.694444e-6 2.41667e-6 + Co=20.9877e-12 + -12.3457e-12 29.3210e-12 + -4.01235e-12 -12.3457e-12 20.9877e-12 + Ro=41.6667 + 0 41.6667 + 0 0 41.6667 + Go=0.585937e-3 + 0 0.585937e-3 + 0 0 0.585937e-3 + Rs=0.785e-5 + 0 0.785e-5 + 0 0 0.785e-5 + Gd=0.285e-6 + 0 0.285e-6 + 0 0 0.285e-6 .ENDS sub </pre>
Tabular RLGC model (W Element)	<pre> .ALTER Tabular Model .SUBCKT sub 1 2 3 4 5 6 7 8 W1 n=3 1 2 3 4 5 6 7 8 l=0.1 fgd=5e6 tablem odel=trmod .INCLUDE table.txt .ENDS sub </pre>

Table 6-3: Tabular RLGC Model

RLGC table model definition	.MODEL trmod W MODELTYPE=TABLE N=3 + LMODEL=lmod CMODEL=cmod RMODEL=rmod GMODEL=gmod
C model	.MODEL cmod sp N=3 VALTYPE=REAL INTERPOLATION=LINEAR + DATA=(1 2.09877e-11 -1.23457e-11 2.9321e-11 + -4.01235e-12 -1.23457e-11 2.09877e-11)
L model	.MODEL lmod sp N=3 VALTYPE=REAL INTERPOLATION=LINEAR + INFINITY= 2.41667e-06 6.94444e-07 2.36111e-06 + 6.38889e-07 6.94444e-07 2.41667e-06 FSTOP=1e+07 + DATA=(25 + 2.41667e-06 6.94444e-07 2.36111e-06 6.38889e-07 + 6.94444e-07 2.41667e-06 2.41861e-06 6.94444e-07 ... + 2.41707e-06 6.94444e-07 2.36151e-06 6.38889e-07 + 6.94444e-07 2.41707e-06)
R model	.MODEL rmod sp N=3 VALTYPE=REAL INTERPOLATION=LINEAR + FSTOP=1e+10 + DATA=(200 + 41.6667 0 41.6667 0 0 41.6667 + 41.7223 0 41.7223 0 0 41.7223 ... + 42.4497 0 42.4497 0 0 42.4497 + 42.4517 0 42.4517 0 0 42.4517)
G model	.MODEL gmod sp N=3 VALTYPE=REAL INTERPOLATION=LINEAR + FSTOP=1e+08 + DATA=(100 + 0.000585937 0 0.000585937 0 0 0.000585937 + 0.282764 0 0.282764 0 0 0.282764 ... + 1.42377 0 1.42377 0 0 1.42377 + 1.42381 0 1.42381 0 0 1.42381)

Extracting Transmission Line Parameters (Field Solver)

The built-in 2-D electromagnetic field solver is highly-optimized for interconnects in stratified media. This field solver uses the *W* element, and it supports optimization and statistical analysis within transient simulation.

The solver is based on:

- An improved version of the boundary-element method⁵, and
- The filament method that is also implemented in Raphael⁶.

Filament Method

This section describes the filament method, for the skin-effect resistance and inductance solver.

The 2D filament method uses data about magnetic coupling when it extracts frequency-dependent resistance and inductance. To use this solver, set **COMPUTERS=yes** in the `.fsoption`.

1. The filament method divides the original conductor system into thin filaments.
2. From the coupling of these filaments, this method then derives the distributed magnetic coupling of the inside and outside of the conductor.
3. After dividing the conductors into thin filaments, this method creates the impedance matrix of the filament system:

$$\mathbf{Z}_f (= \mathbf{R}_f + j\omega\mathbf{L}_f)$$

⁵K. S. Oh, D. B. Kuznetsov, and J. E. Schutt-Aine, "Capacitance computations in a multi-layered dielectric medium using closed-form spatial Green's functions," *IEEE Trans. Microwave Theory and Tech.*, vol. 42, pp. 1443-1453, August 1994. 2.

⁶*Raphael Reference Manual*, Avant! Corporation, December 1998.

4. This method use the following equation to solve the current matrix (i_f):

$$\mathbf{v}_f = \mathbf{Z}_f \mathbf{i}_f$$

Where \mathbf{v}_f is an excitation vector for the filament system.

5. The filament method uses the result of this equation to calculate the partial current matrix of the conductor system \mathbf{i}_p , as a sum of all filament currents:

$$i_{p(j,k)} = \sum_{\text{filaments in conductor } j} i_f \quad (\text{@ k-th excitation vector})$$

6. The filament method use the following equation to solve the partial impedance matrix (\mathbf{Z}_p):

$$\mathbf{v}_p = \mathbf{Z}_p \mathbf{i}_p$$

7. From the components of the partial impedance matrix, the filament method uses the following relationship to calculate the components of the loop $Z_{p(j,k)}[j,k:0 \sim n]$ impedance matrix:

$$z_{l(j,k)} = z_{p(j,k)} - z_{p(j,0)} - z_{p(k,0)} + z_{p(0,0)}$$

Where n is the number of signal (non-reference) conductors in the system.

Note: W element analysis uses these loop impedance components.

Modeling Geometries

In geometry modeling:

- The number of dielectric layers is arbitrary.
- You can arbitrarily shape the conductor cross-section, including an infinitely-thin strip.
- The number of conductors is unlimited.
- The current dielectric region must be planar.
- Conductors must not overlap each other.
- Magnetic materials are not supported.

Geometric modeling outputs the Maxwellian (short-circuit) transmission line matrices: C , L , R_o , R_s , G_o , and G_d (see [Equations and Parameters on page 6-3](#)).

Solver Limitation

When the field solver computes the conductance matrices (G_o and G_d), if the media are not homogeneous, then the solver uses the arithmetic average values of conductivities and loss tangents.

Field-Solver Statement Syntax

The netlist input syntax contains five statements that specifically relate to the field solver:

Statement	Defines
<code>.MATERIAL</code>	Material properties.
<code>.LAYERSTACK</code>	Stacking of materials.
<code>.SHAPE</code>	Material shapes.
<code>.FSOPTIONS</code>	Field solver options.
<code>.MODEL W</code> <code>MODELTYPE=FieldSolver</code>	Type of transmission-line model.

Defining Material Properties (.MATERIAL)

Use the `.MATERIAL` statement to define the properties of a material.

Syntax

```
.MATERIAL mname METAL|DIELECTRIC <ER=val> <UR=val>
+ <CONDUCTIVITY=val> <LOSSTANGENT=val>
```

Parameter	Specifies
mname	Material name.
METAL DIELECTRIC	Material type: METAL or DIELECTRIC.
ER	Dielectric constant (relative permittivity).
UR	Relative permeability.
CONDUCTIVITY	Static field conductivity of conductor or lossy dielectric (S/m).
LOSSTANGENT	Alternating field loss tangent of dielectric ($\tan \delta$).

Handling Metals

The field solver assigns the following default values for metal:

- CONDUCTIVITY = -1 (perfect conductor)
- ER = 1
- UR = 1

PEC is a pre-defined metal name. You cannot redefine its default values.

Handling Dielectrics

The field solver assigns the following default values for dielectrics:

- CONDUCTIVITY = 0 (lossless dielectric)
- LOSSTANGENT = 0 (lossless dielectric)
- ER = 1
- UR = 1

AIR is a pre-defined dielectric name. You cannot redefine its default values.

Note: Because the field solver does not currently support magnetic materials, it ignores UR values.

Creating Layer Stacks (.LAYERSTACK)

A layer stack defines a stack of dielectric or/and metal layers. You must associate each transmission line system with *one*, and *only one*, layer stack. However, you can associate a single-layer stack with *many* transmission line systems.

Syntax

```
.LAYERSTACK sname <BACKGROUND=mname>
+ <LAYER=(mname,thickness) ...>
```

Parameter	Specifies
sname	Layer stack name.
mname	Material name.
BACKGROUND	Background dielectric material name. By default, the Field Solver assumes AIR for the background.
thickness	Layer thickness.

In the layer stack:

- Layers are listed from bottom to top.
- Metal layers (ground planes) are located only at the bottom, only at the top, or both at the top and bottom.
- Layers are stacked in the y-direction, and the bottom of a layer stack is at $y=0$.
- All conductors must be located above $y=0$.
- Background material must be dielectric.

Limiting Cases

- Free space without ground:


```
.LAYERSTACK mystack
```
- Free space with a (bottom) ground plane:


```
.LAYERSTACK halfSpace PEC 0.1mm
```

Defining Shapes (.SHAPE)

Use the `.SHAPE` statement to define a shape. The Field Solver uses the shape to describe a cross-section of the conductor.

Syntax

```
.SHAPE sname Shape_Descriptor
```


Parameter	Specifies
sname	Shape name.
Shape_Descriptor	One of the following: <ul style="list-style-type: none"> ■ Rectangle. ■ Circle. ■ Strip. ■ Polygon.

Defining Rectangles

Use a shape descriptor that defines a rectangle:

```
RECTANGLE WIDTH=val HEIGHT=val <NW=val> <NH=val>
```

Parameter	Specifies
WIDTH	Width of the rectangle (size in the x -direction).
HEIGHT	Height of the rectangle (size in the y -direction).
NW	Number of horizontal (x) segments that define the rectangle, with the specified width.
NH	Number of vertical (y) segments that define the rectangle, with the specified height.

Figure 6-10: Coordinates of a Rectangle

Note: Normally, you do not need to specify the NW and NH values, because the field solver automatically sets these values, depending on the **accuracy** mode. But you can specify both values, or specify only *one* of these values and let the solver determine the other.

Defining Circles

Use a shape descriptor that defines a circle:

```
CIRCLE RADIUS=val <N=val>
```


The Field Solver approximates a circle as an inscribed regular polygon, with N edges. The more edges, the more accurate the circle approximation is.

Note: Do not use the CIRCLE descriptor to model actual polygons; instead use the POLYGON descriptor.

Parameter	Specifies
RADIUS	Radius of the circle.
N	Number of segments to use, to approximate the circle, with the specified radius.

Note: Normally, you do not need to specify the N value, because the field solver automatically sets this value, depending on the **accuracy** mode. But you can specify this value if you need to.

Figure 6-11: Coordinates of a Circle



Defining Strips


This shape descriptor defines an infinitesimally-thin strip:

```
STRIP WIDTH=val <N=val>
```

Note: The field solver (filament method) does not support this shape.

Parameter	Specifies
WIDTH	Width of the strip (size in the x -direction).
N	Number of segments that define the strip shape, with the specified width.

Note: Normally, you do not need to specify the N value, because the field solver automatically sets this value, depending on the **accuracy** mode. But you can specify this value if you need to.

Figure 6-12: Coordinates of a Strip Polygon


Defining Polygons

Use a shape descriptor that defines a polygon:

```
POLYGON VERTEX=(x1 y1 x2 y2 ...) <N=(n1,n2,...)>
```

The specified coordinates are within the local coordinate, with respect to the origin of a conductor.

Parameter	Specifies
VERTEX	(x, y) coordinates of vertices. Listed either in clockwise or counter-clockwise direction.
N	Number of segments that define the polygon, with the specified X and Y coordinates. You can specify a different <i>N</i> value for each edge. If you specify only one <i>N</i> value, then the Field Solver uses this value for <i>all</i> edges. For example, the first value of <i>N</i> , <i>n1</i> , corresponds to the number of segments for the edge from (x1 y1) to (x2 y2).

Figure 6-13: Coordinates of a Polygon**Examples**

- Rectangular polygon, using the default number of segments:

```
POLYGON VERTEX=(1 10 1 11 5 11 5 10)
```

- Rectangular polygon, using five segments for each edge:

```
POLYGON VERTEX=(1 10 1 11 5 11 5 10) N=5
```

- Rectangular polygon, using the different number of segments for each edge:

```
POLYGON VERTEX=(1 10 1 11 5 11 5 10) N=(5 3 5 3)
```

Field-Solver Options (.FSOPTIONS)

Use the FSOPTIONS statement to set various options for the field solver.

Syntax

```
.FSOPTIONS name <ACCURACY=LOW|MEDIUM|HIGH>
+ <GRIDFACTOR=val> <PRINTDATA=YES|NO> <COMPUTEG0=YES|NO>
+ <COMPUTEGD=YES|NO> <COMPUTERO=YES|NO> <COMPUTERS=YES|NO>
```

Option	Description	Default Value
name	Option name.	
ACCURACY	Sets the solver accuracy to one of the following: <ul style="list-style-type: none"> ■ LOW ■ MEDIUM ■ HIGH 	HIGH
GRIDFACTOR	Multiplication factor (integer) to determine the final number of segments used to define the shape.	1
<hr/> <p>Note: The field solver does not currently use this parameter.</p> <hr/>		
PRINTDATA	Specifies that the solver prints output matrices.	NO
COMPUTEEO	Specifies that the solver computes the static conductance matrix.	YES
COMPUTEED	Specifies that the solver computes the dielectric loss matrix.	NO
COMPUTERO	Specifies that the solver computes the DC resistance matrix.	YES

Option	Description	Default Value
COMPUTERS	Specifies that the solver computes the skin-effect resistance matrix.	NO

Note: This parameter invokes the field solver.

- The field solver always computes the L and C matrices.
- If COMPUTERS=YES, then the field solver starts, and calculates L_o , R_o , and R_s .
- For each accuracy mode, the field solver uses either the pre-defined number of segments, or the number of segments that you specified. It then multiplies this number times the GRIDFACTOR, to obtain the final number of segments.

Note: Because a wide range of applications are available, the pre-defined accuracy level might not be accurate enough for certain applications. If you need a higher accuracy than the value that the HIGH option sets, then increase either the GRIDFACTOR value, or the N/NH/NW values, to increase the mesh density.

Using the Field Solver Model (.MODEL W MODELTYPE=FieldSolver)

Use the field-solver model to specify a geometry model for the W Element transmission line. In the field-solver model:

- The list of conductors must appear last.
- Conductors cannot overlap each other.
- The Field Solver assumes that floating conductors are electrically disconnected, and does not support non-zero fixed charges. Because the field solver is designed as 2D, it ignores displacement current in floating conductors.

- The Field Solver treats metal layers in the layer stack, as the reference node.
- Conductors defined as REFERENCE are all electrically-connected, and correspond to the reference node in the *W* Element.
- You must place signal conductors in the same order as the terminal list in the *W* Element statement. For example, the i^{th} signal conductor (not counting reference and floating conductors), is associated with the i^{th} input and output terminals, specified in the corresponding *W* Element.
- Floating and reference conductors can appear in any order.

Syntax

```
.MODEL mname W MODELTYPE=FieldSolver LAYERSTACK=name
+ <FSOPTIONS=name> <RLGCFILE=name>
+ <OUTPUTFORMAT=RLGC|RLGCFILE>
+ CONDUCTOR=( SHAPE=name <MATERIAL=name> <ORIGIN=(x,y)>
+ <TYPE=SIGNAL|REFERENCE|FLOATING> ) ...
```

Parameter	Specifies
mname	Model name.
LAYERSTACK	Name of the associated layer stack.
FSOPTIONS	Associated option name. If you do not specify this entry, the field solver uses the default options.
RLGCFILE	Use the output file for RLGC matrices, instead of the standard error output device. If the specified file already exists, then the Field Solver appends the output.

Note: To generate output, you must set PRINTDATA in .FSOPTIONS to **YES** (which is the default).

Parameter	Specifies
OUTPUTFORMAT	Model syntax format for RLGC matrices, in the <i>W</i> Element. Specified in the <i>RLGCFILE</i> . The default format is an RLGC model.
SHAPE	Shape name.
x y	Coordinates of the local origin.
MATERIAL	Conductor material name. If you do not specify this entry, the Field Solves uses <i>PEC</i> by default.
TYPE	One of the following conductor types: <ul style="list-style-type: none"> ■ SIGNAL: a signal node in the <i>W</i> Element. ■ REFERENCE: the reference node in the <i>W</i> Element. ■ FLOATING: floating conductor, no reference to the <i>W</i> Element.

The default value of **TYPE** is **SIGNAL**.

Field Solver Examples

The following examples show you how to use the field solver. All of the examples shown in this section run with the **HIGH** accuracy mode and **GRIDFACTOR** = 1.

Example 1: Cylindrical Conductor Above a Ground Plane

The first example is a copper cylindrical conductor, above an ideal (lossless) ground plane.

- [Figure 6-14](#) shows the geometry.
- [Table 6-4 on page 6-52](#) lists the corresponding netlist.


In this example, you can derive the exact analytical formulas for all of the transmission line parameters⁷:

$$L = \frac{1}{\mu\epsilon} C^{-1}$$

$$G = \frac{\sigma_d}{\epsilon} C = \omega \cdot \tan(\delta) \cdot C$$

$$R = \frac{1}{\sigma_c \delta \pi d} \left[\frac{2H/d}{\sqrt{(2H/d)^2 - 1}} \right] = \sqrt{f} \sqrt{\frac{\pi\mu}{\sigma_c}} \frac{1}{\pi d} \left[\frac{2H/d}{\sqrt{(2H/d)^2 - 1}} \right]$$

Figure 6-14: Cylindrical Conductor Above a Ground Plane



⁷S. Ramo, J. R. Whinnery, and T. V. Duzer, *Fields and Waves in Communication Electronics*, 2nd ed. New York: Wiley, 1984.

Table 6-4: Input File Listing for Example 1

Header, options and sources	<pre>*Example 1: cylindrical conductor .OPTION PROBE POST VIMPULSE in1 gnd PULSE 4.82v 0v 5n 0.5n 0.5n 25n</pre>
W Element	<pre>W1 in1 gnd out1 gnd FSmodel=cir_trans N=1 l=0.5</pre>
Materials	<pre>.MATERIAL diel_1 DIELECTRIC ER=4, + LOSSTANGENT=1.2e-3 .MATERIAL copper METAL + CONDUCTIVITY=57.6meg</pre>
Shapes	<pre>.SHAPE circle_1 CIRCLE RADIUS=0.5mm</pre>
Defines a half-space	<pre>.LAYERSTACK halfSpace BACKGROUND=diel_1, + LAYER=(PEC,1mm)</pre>
Option settings	<pre>.FSOPTIONS opt1 PRINTDATA=YES, + COMPUTERS=yes, COMPUTEGD=yes</pre>
Model definition	<pre>.MODEL cir_trans W MODELTYPE=FieldSolver + LAYERSTACK=halfSpace, FSOPTIONS=opt1, + RLGCFILE=ex1.rlgc + CONDUCTOR=(SHAPE=circle_1, + ORIGIN=(0,4mm), MATERIAL=copper)</pre>
Analysis, outputs and end	<pre>.TRAN 0.5n 100n .PROBE v(out1) .END</pre>

Compare the computed results with the analytical solutions in [Table 6-5](#). The Field Solver computes the resistance and conductance at the frequency of 200 MHz, but does not include the DC resistance (R_0) and conductance (G_0) in the computed values.

Table 6-5: Comparison Result for Example 1

Value	Exact	Computed
C (pF/m)	89.81	89.66
L (nH/m)	494.9	495.7
G (mS/m)	0.1354	0.1352
R (Ω /m)	1.194	1.178

Example 2: Stratified Dielectric Media

Figure 6-15 shows an example of three traces immersed in stratified dielectric media. Table 6-6 shows the input file. Table 6-7 compares the computed capacitance matrix with the results from two other numerical methods.


Figure 6-15: Three Traces Immersed in Stratified Dielectric Media

Table 6-6: Input File Listing for Example 2


Header, options and sources	<pre>*Example 2, three traces in dielectric .OPTION PROBE POST + VIMPULSE in1 gnd PULSE 4.82v 0v 5n 0.5n 0.5n + 25n</pre>
W Element	<pre>W1 in1 in2 in3 gnd out1 out2 out3 gnd + FSmodel=cond3_sys N=3 l=0.5</pre>
Materials	<pre>.MATERIAL diel_1 DIELECTRIC ER=4.3 .MATERIAL diel_2 DIELECTRIC ER=3.2</pre>
Shapes	<pre>.SHAPE rect_1 RECTANGLE WIDTH=0.35mm, + HEIGHT=0.07mm</pre>
Uses the default AIR background	<pre>.LAYERSTACK stack_1 + LAYER=(PEC,1um),LAYER=(diel_1,0.2mm), + LAYER=(diel_2,0.1mm)</pre>
Option settings	<pre>.FSOPTIONS opt1 PRINTDATA=YES</pre>
Three conductors share the same shape	<pre>.MODEL cond3_sys W MODELTYPE=FieldSolver, + LAYERSTACK=stack1, FSOPTIONS=opt1, + RLGCFILE=ex2.rlgc + CONDUCTOR=(SHAPE=rect_1,ORIGIN= + (0,0.201mm)), + CONDUCTOR=(SHAPE=rect_1, + ORIGIN=(0.5mm,0.301mm)), + CONDUCTOR=(SHAPE=rect_1,ORIGIN= + (1mm,0.301mm))</pre>
Analysis, outputs and end	<pre>.TRAN 0.5n 100n .PROBE v(out1) .END</pre>

Table 6-7: Comparison Result for Example 2

Computed	$\begin{bmatrix} 141.1 & -21.36 & -0.90 \\ -21.36 & 92.66 & -17.72 \\ -0.90 & -17.72 & 87.26 \end{bmatrix} \text{ (pF/m)}$
Raphael (Finite-Difference Solver)	$\begin{bmatrix} 139.5 & -23.46 & -1.89 \\ -23.69 & 94.60 & -19.89 \\ -1.82 & -19.52 & 85.48 \end{bmatrix} \text{ (pF/m)}$
Reference ^a	$\begin{bmatrix} 142.1 & -21.76 & -0.89 \\ -21.73 & 93.53 & -18.10 \\ -0.89 & -18.10 & 87.96 \end{bmatrix} \text{ (pF/m)}$

a. W. Delbare and D. D. Zutter, "Space-domain Green's function approach to the capacitance calculation of multi-conductor lines in multi-layered dielectrics with improved surface charge modeling," *IEEE Trans. Microwave Theory and Tech.*, vol. 37, pp. 1562-1568, October 1989.

Figure 6-16 shows the results of convergence analysis, based on the total capacitance of the first conductor, with respect to the GRIDFACTOR parameter.

Figure 6-16: -Convergence of Accuracy Modes

Example 3: Two Traces Between Two Ground Planes

The following example is a coupled strip line, shown in [Figure 6-17](#). [Table 6-8](#) lists the complete input netlist. [Table 6-9](#) shows the comparison between the computed result and the Finite Element (FEM) solver result.


Figure 6-17: Two Traces Between Two Ground Planes

Table 6-8: Input File Listing for Example 3

Header, options and sources	<pre>*Example 3: two traces between gnd planes .OPTION PROBE POST + IMPULSE in1 gnd PULSE 4.82v 0v 5n 0.5n 0.5n + 25n</pre>
W Element	<pre>W1 in1 in2 gnd out1 out2 gnd FSmodel=cond2_sys +N=2 l=0.5</pre>
Materials	<pre>.MATERIAL diel_1 DIELECTRIC ER=10.0 .MATERIAL diel_2 DIELECTRIC ER=2.5</pre>
Shapes	<pre>.SHAPE rect RECTANGLE WIDTH=1mm, + HEIGHT=0.2mm,</pre>
Top and bottom ground planes	<pre>.LAYERSTACK stack_1, + LAYER=(PEC,1mm), LAYER=(diel_1,2mm), + LAYER=(diel_2,3mm), LAYER=(PEC,1mm)</pre>
Option settings	<pre>.FSOPTIONS opt1 PRINTDATA=YES</pre>
Two conductors share the same shape	<pre>.MODEL cond2_sys W MODELTYPE=FieldSolver, + LAYERSTACK=stack1, FSOPTIONS=opt1 + RLGCFILE=ex3.rlgc + CONDUCTOR=(SHAPE=rect, ORIGIN= + (0,3mm)), + CONDUCTOR=(SHAPE=rect, + ORIGIN=(1.2mm,3mm))</pre>
Analysis, outputs and end	<pre>.TRAN 0.5n 100n .PROBE v(out1) .END</pre>

Table 6-9: Comparison Result for Example 3

Computed	$\begin{bmatrix} 214.1 & -105.2 \\ -105.2 & 214.1 \end{bmatrix} \text{ (pF/m)}$
FEM Solver	$\begin{bmatrix} 217.7 & -108.2 \\ -108.2 & 217.7 \end{bmatrix} \text{ (pF/m)}$

Example 4: Using Field Solver with Monte Carlo Analysis

The following example shows how to use Monte Carlo transient analysis to model variations in the manufacturing of a microstrip. [Table 6-10](#) shows the input listing with the W Element. [Figure 6-18](#) shows the transient output waveforms.

Note: In Version 2001.4, only Star-Hspice supports Example 4. You cannot use this example with Star-Hspice XT, Star-Sim, or Star-Sim XT

Figure 6-18: Monte Carlo Analysis with a Field Solver and W Element




Table 6-10: Input File Listing for Example 4

Header, options and sources	<pre>*PETL Example 4: example 2 with Monte-Carlo .OPTION PROBE POST + VIMPULSE in1 gnd AC=1v PULSE 4.82v 0v 5ns + 0.5ns 0.5ns 25ns</pre>
Parameter definitions	<pre>.PARAM x1=Gauss(0,0.02,1) + x2=Gauss(0.5mm,0.02,1) x3=Gauss(1mm,0.02,1) .PARAM dRef=1u dY1=Gauss(2mm,0.02,1) + dY2=Gauss(1mm,0.02,1)</pre>
W Element	<pre>W1 in1 in2 in3 0 out1 out2 out3 0 + FSMODEL=cond3_sys N=3 l=0.5</pre>
Materials	<pre>.MATERIAL diel_1 DIELECTRIC ER=4.3 .MATERIAL diel_2 DIELECTRIC ER=3.2</pre>
Shapes	<pre>.SHAPE r1 RECTANGLE WIDTH=0.35mm, + HEIGHT=0.070mm</pre>
Uses the default AIR background	<pre>.LAYERSTACK stack_1 + LAYER= (PEC,dRef),LAYER=(diel_1,dY1), + LAYER= (diel_2,dY2)</pre>
Three conductors share the same shape	<pre>.MODEL cond3_sys W MODELTYPE=FieldSolver, + LAYERSTACK=stack1, + CONDUCTOR=(SHAPE=r1,ORIGIN= + (x1,'dRef+dY1')), + CONDUCTOR=(SHAPE=r1,ORIGIN= + (x2,'dRef+dY1+dY2')), + CONDUCTOR=(SHAPE=r1,ORIGIN= + (x3,'dRef+dY1+dY2'))</pre>
Analysis, outputs and end	<pre>.PROBE TRAN v(in1) v(out1) v(in3) .PROBE AC v(out1) v(out3) .PROBE DC v(in1) v(out1) v(out3) .AC LIN 200 0Hz 0.3GHz .DC v1 0v 5v 0.01v .TRAN 0.5ns 100ns SWEEP MONTE=3 .END</pre>

Frequency Table Model

The Frequency Table Model is a generic model that you can use to describe frequency-varying behavior. Currently, the *S* element and *.sp* use this model.

Syntax

The syntax of the *.MODEL* model card is:

```
.MODEL name sp [N=val FSTART=val FSTOP=val NI=val
    SPACING=val MATRIX=val VALTYPE=val    INFINITY=matrixval
INTERPOLATION=val
    EXTRAPOLATION=val] [DATA=(npts ...)]
    [DATAFILE=filename]
```

Note: Interpolation and extrapolation occur *after* the simulator internally converts the **Z** and **S** parameter data to the **Y** parameter.

Parameter	Specifies
name	Model name.
N	Matrix dimension (number of signal terminals). The default value is 1. If you use a value other than the default, then you must specify that value <i>before</i> you set INFINITY and DATA.
FSTART	Starting frequency point for data. Default=0.
FSTOP	Final frequency point for data (use this parameter only for the LINEAR and LOG spacing formats).

Parameter	Specifies										
NI	Number of frequency points per interval. Use this parameter only for the DEC and OCT spacing formats. Default=10.										
npts	Number of data points.										
SPACING	Data sample spacing format: <table> <tr> <td>LIN (LINEAR) :</td><td>uniform spacing, with the frequency step of $(FSTOP - FSTART)/(npts - 1)$. This is the default.</td></tr> <tr> <td>OCT:</td><td>octave variation, with FSTART as the starting frequency, and NI points per octave. npts determines the final frequency.</td></tr> <tr> <td>DEC:</td><td>decade variation, with FSTART as the starting frequency, and NI points per decade. npts determines the final frequency.</td></tr> <tr> <td>LOG:</td><td>logarithmic spacing, with FSTART and FSTOP as the starting and final frequencies.</td></tr> <tr> <td>POI: (NONUNIFORM)</td><td>non-uniform spacing. Pairs data points with frequency points.</td></tr> </table>	LIN (LINEAR) :	uniform spacing, with the frequency step of $(FSTOP - FSTART)/(npts - 1)$. This is the default.	OCT:	octave variation, with FSTART as the starting frequency, and NI points per octave. npts determines the final frequency.	DEC:	decade variation, with FSTART as the starting frequency, and NI points per decade. npts determines the final frequency.	LOG:	logarithmic spacing, with FSTART and FSTOP as the starting and final frequencies.	POI: (NONUNIFORM)	non-uniform spacing. Pairs data points with frequency points.
LIN (LINEAR) :	uniform spacing, with the frequency step of $(FSTOP - FSTART)/(npts - 1)$. This is the default.										
OCT:	octave variation, with FSTART as the starting frequency, and NI points per octave. npts determines the final frequency.										
DEC:	decade variation, with FSTART as the starting frequency, and NI points per decade. npts determines the final frequency.										
LOG:	logarithmic spacing, with FSTART and FSTOP as the starting and final frequencies.										
POI: (NONUNIFORM)	non-uniform spacing. Pairs data points with frequency points.										

Parameter	Specifies
MATRIX	<p>Matrix (data point) format:</p> <p>SYMMETRIC: symmetric matrix. Specifies only the lower-half triangle portion of a matrix. This is the default.</p> <p>HERMITIAN: similar to SYMMETRIC, but off-diagonal terms are complex-conjugates of each other.</p> <p>NONSYMMETRIC: non-symmetric matrix. Specifies a full matrix.</p>
VALTYPE	<p>Data type of matrix elements:</p> <p>REAL: real entry.</p> <p>CARTESIAN: complex number in real/imaginary format. This is the default.</p> <p>POLAR: complex number in polar format. Specify angles in radian.</p>
INFINITY	Data point at infinity. Typically real-valued. This data format must be consistent with MATRIX and VALTYPE specifications. <code>npts</code> does not count this point.
DC	Data port at DC. Typically real-valued. This data format must be consistent with MATRIX and VALTYPE specifications. <code>npts</code> does not count this point. You must specify either the DC point or the data point at <code>frequency=0</code> .
INTERPOLATION	<p>Interpolation scheme:</p> <p>STEP: piecewise step. This is the default.</p> <p>LINEAR: piecewise linear.</p> <p>SPLINE: b-spline curve fit.</p>

Parameter	Specifies
EXTRAPOLATION	<p>Extrapolation scheme during simulation:</p> <p>NONE: no extrapolation is allowed. Simulation terminates if a required data point is outside of the specified range.</p> <p>STEP: uses the last boundary point. This is the default.</p> <p>LINEAR: linear extrapolation, using the last two boundary points.</p> <p>If you specify the data point at infinity, then simulation does not extrapolate, and uses the infinity value.</p>
DATA	<p>Data points.</p> <ul style="list-style-type: none"> ■ Syntax for LIN spacing: <pre>.MODEL name sp SPACING=LIN [N=dim] + FSTART=f0 DF=f1 DATA=npts d1 d2 ...</pre> ■ Syntax for OCT or DEC spacing: <pre>.MODEL name sp SPACING=DEC or OCT + [N=dim] FSTART=f0 + NI=n_per_intval DATA=npts d1 + d2 ...</pre> ■ Syntax for POI spacing: <pre>.MODEL name sp SPACING=NONUNIFORM + [N=dim] DATA=npts f1 d1 f2 d2 + ...</pre>
DATAFILE	<p>Data points, using an external file. The content of this file must be <i>only</i> raw numbers, without any suffixes, comments, or continuation letters. The order of data must be the same as in the DATA statement.</p> <p>This data file has no limitation on line length, so you can enter a large number of data points.</p>

Frequency Table Model Examples

Example 1

```
.MODEL fmod SP N=2 FSTOP=30MegHz
+ DATA = 2
*
* matrix at f=0
*
+ 0.02      0.0
* Re(Y11) Im(Y11)
+ -0.02      0.0      0.02      0.0
* Im(Y21) Im(Y21) (= Y21) Re(Y22) Im(Y22)
*
* matrix at f=30MHz
*
+ 0.02      0.0
* Re(Y11) Im(Y11)
+ -0.02      0.0      0.02      0.0
* Im(Y21) Im(Y21) (= Y21) Re(Y22) Im(Y22)
```

Example 2

```
.MODEL fmod SP N=2 FSTOP=30MegHz MATRIX=NONSYMMETRIC
+ DATA = 2
*
* matrix at f=0
*
+ 0.02      0.0      -0.02      0.0
* Re(Y11) Im(Y11) Re(Y12) Im(Y12)
+ -0.02      0.0      0.02      0.0
* Im(Y21) Im(Y21) Re(Y22) Im(Y22)
*
* matrix at f=30MHz
*
+ 0.02      0.0      -0.02      0.0
* Re(Y11) Im(Y11) Re(Y12) Im(Y12)
+ -0.02      0.0      0.02      0.0
* Im(Y21) Im(Y21) Re(Y22) Im(Y22)
```

Example 3

```
.MODEL fmod SP N=2 SPACING=POI
+ DATA = 1
+ 0.0 * first frequency point
*
* matrix at f=0
*
+ 0.02      0.0
* Re(Y11) Im(Y11)
+ -0.02      0.0      0.02      0.0
* Im(Y21) Im(Y21) (= Y21) Re(Y22) Im(Y22)
*
+ 30e+6 * second frequency point
*
* matrix at f=30MHz
*
+ 0.02      0.0
* Re(Y11) Im(Y11)
+ -0.02      0.0      0.02      0.0
* Im(Y21) Im(Y21) (= Y21) Re(Y22) Im(Y22)
```

Example 4

```
.MODEL fmod SP N=2 FSTOP=30MegHz VALTYPE=REAL
+ DATA = 2
*
* matrix at f=0
*
+ 0.02 -0.02
* Y11   Y12
+ -0.02 0.02
* Y21   Y22
*
* matrix at f=30MHz
*
+ 0.02 -0.02
* Y11   Y12
+ -0.02 0.02
* Y21   Y22
```




Chapter 7

Using IBIS Models

The Input/Output Buffer Information Specification (IBIS) is being developed by the IBIS Open Forum, which is affiliated with the Electronic Industries Alliance (EIA). IBIS specifies a standard form for presentation of information in ASCII format in special files. This information describes behavior of various I/O buffers that send electrical signals outside the silicon chip or receive such signals. The type of information includes output I-V curves for output buffers in LOW and HIGH states, $V(t)$ curves describing the exact form of transitions from LOW to HIGH states and from HIGH to LOW states for a given load, values for die capacitance, electrical parameters of the packages, and so on. The IBIS standard specifies only the “form” of information, and does not specify how the information should be processed or used by the simulator.

However, the IBIS standard contains a section devoted to recommendations on how information should be derived through the simulation or from the silicon measurement. In addition, the IBIS Open Forum has sponsored development of a parser for IBIS files—called the golden parser. The golden parser is freely available as an executable and should be used for verification of IBIS files. The golden parser is incorporated into Avant! in-circuit simulators. When the golden parser processes an IBIS file, it produces warnings and/or error messages which by default appear in the Hspice output.

The I/O buffer element type is called *buffer*. The name of this element starts with the letter *b*. Using buffers is similar to using other simulation elements, such as transistors: give a name to the buffer, specify a list of nodes that are used to connect the buffer to the rest of the circuit, and specify parameters. Only parameters that specify a model for the buffer (file name and model name) are required.

Two significant differences from the use of other elements are:

1. The number of external nodes is variable depending on the buffer type and can be from 4 to 8; and
2. Nodes that are suppose to connect to power/ground rails must not be connected in the netlist, because simulation does this connection by default.

This chapter is not intended to introduce the IBIS standard, because it is a large document; familiarity with the standard is assumed. A significant amount of information is available on the Internet, and appropriate links to other sites are listed in [“References” on page 7-56](#).

Three types of analysis are supported for input/output buffers:

- DC analysis
- Transient analysis
- AC analysis

This chapter covers the following topics:

- [IBIS Conventions](#)
- [Buffers](#)
- [Specifying Common Keywords](#)
- [Differential Pins](#)
- [Scaling Buffer Strength](#)
- [Example](#)
- [Using the IBIS Buffer Component](#)
- [Additional Notes](#)
- [Warning and Error Messages](#)
- [References](#)

IBIS Conventions

The general syntax of an element card for I/O buffers is:


General Form:

```
bname node_1 node_2 ... node_N
+ keyword_1=value_1 ... [keyword_M=value_M]
```

where:

bname	Buffer element name. Must begin with B, which can be followed by up to 1023 alphanumeric characters.
node_1 node_2 ... node_N	List of I/O buffer external nodes. The number of nodes and corresponding rules are specific to different buffer types (see later sections in this chapter).
keyword_i=value_i	Assigns value, <i>value_i</i> , to the keyword, <i>keyword_i</i> . Optional keywords are given in square brackets (see “Specifying Common Keywords” on page 7-27 for more information).

Figure 7-1: Circuit Diagram for Package



The *gnd* node on the circuit diagram for buffers denotes the ideal SPICE ground node (the notation *node 0* [zero] is also used). This node is always available in the simulation device models. Do not include this node in the node list on the buffer card. If the *gnd* node appears on a circuit diagram, simulation makes the node connection to the ideal ground. Node *gnd* is used on circuit diagrams to explain the connection of individual parts inside buffers.

In some cases, buffer nodes have different rules than nodes for other elements. Some nodes may already be connected to voltage sources (simulation makes such connections) so it is incorrect to connect a voltage source to such nodes. Conversely, some nodes should be connected to voltage sources and it is incorrect not to connect voltage sources to these nodes.

Note: See “[Specifying Common Keywords](#)” on page 7-27, and the sections about individual buffer types, for detailed explanations of how to use these nodes.

Buffers correspond to models in IBIS files and do not include packages. At this time, corresponding packages should be added manually. For example, if *node_out* and *node_pin* are nodes for output of the output buffer and corresponding pin, then add the following lines to the netlist:

```
R_pkg node_out node_pkg R_pkg_value  
L_pkg node_pkg node_pin L_pkg_value  
C_pkg node_pin gnd C_pkgvalue
```

where values for *R_pkg*, *L_pkg*, and *C_pkg* are taken from the IBIS file (see [Figure 7-1 on page 7-3](#) for the circuit diagram).

Terminology

The following are definitions of terms used frequently in this chapter:

card, buffer card	Used to denote a line(s) from the netlist that specifies the buffer name (should begin with the letter b), a list of external nodes, required keyword, and optional keywords.
buffer, I/O buffer, input/output buffer	One of 14 IBIS models as specified in the standard, version 3.2, and implemented in the Avant! simulation device models.
RWF, FWF	Rising waveform, falling waveform
I/O	Input/Output
I/V curve	Current-voltage curve
PU, PD	Pullup, pulldown
PC, GC	Power clamp, ground clamp

Limitations and Restrictions

The series, series switch, and terminator buffers are not implemented.

You can simulate the terminator by using other existing elements: resistors, capacitors, and voltage dependent current sources.

Buffers

This section describes the buffers as implemented in Avant! simulation device models. Please refer to [“Specifying Common Keywords” on page 7-27](#) for details on using keywords shown in the syntax examples in the following sections.

Input Buffer

The syntax of an input buffer element card is:

```
B_INPUT nd_pc nd_gc nd_in nd_out_of_in
+ file='filename' model='model_name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={1|input}]
+ [interpol={1|2}]
+ [nowarn]
+ [c_com_pc=c_com_pc_value]
+ [c_com_gc=c_com_gc_value]
+ [pc_scal=pc_scal_value]
+ [gc_scal=gc_scal_value]
```

where the total number of external nodes is equal to 4.


If keyword *power=on* (default) is specified, nodes *nd_pc* and *nd_gc* are connected to voltage sources with values taken from the IBIS file. You should not connect these nodes to voltage sources. However, names for these nodes should be provided, so you can print out the voltage values if required. For example:

```
.PRINT V(nd_pc) V(nd_gc)
```

If you specify the *power=off* keyword, simulation does not connect these nodes to voltage sources. You should connect the nodes to voltage sources either directly or through an RLC network, or a transmission line.

There are no special rules for *node_in* and *node_in* can connect to I, E, F, G, and H elements. The buffer measures and processes the voltage on this node and sends a response to node *nd_out_of_in*. The node *nd_out_of_in* is connected to the voltage source as shown in Figure 7-2. It is an error to connect this node to a voltage source. If *power=off*, nodes *nd_pc*, *nd_gc* can be connected to the ground is the intention is to specify voltage zero on these nodes.

Figure 7-2: Input Buffer



$V_{out_of_in}$ is a digital signal that assumes values of either 0 or 1 depending on the voltages V_{in} , V_{inh} , V_{inl} , and $Polarity$. Simulation processes $V_{out_of_in}$ according to the following rules.

If:

Polarity=Non-Inverting	Initially $V_{out_of_in}$ is set to 0 if $V_{in} < (V_{inh} + V_{inl})/2$ and to 1 in the opposite case.
and if $V_{out_of_in}=1$	then it goes to 0 only if $V_{in} < V_{inl}$
and if $V_{out_of_in}=0$	then it goes to 1 only if $V_{in} > V_{inh}$
Polarity=Inverting	Initially $V_{out_of_in}$ is set to 0 if $V_{in} > (V_{inh} + V_{inl})/2$ and to 1 in the opposite case
and if $V_{out_of_in}=1$	then it goes to 0 only if $V_{in} > V_{inh}$
and if $V_{out_of_in}=0$	then it goes to 1 only if $V_{in} < V_{inl}$

Figure 7-2 on page 7-7 shows a single circuit specified on a single element card. $V_{out_of_in}$ is a voltage source whose value is a function of V_{in} (as well as of thresholds V_{inl} , V_{inh} , and parameter Polarity). It can be used to drive other circuits.

If `pc_scal` or `gc_scal` arguments exist and `pc_scal_value` or `gc_scal_value` do not equal 1.0, then PC or GC iv curve will be adjusted using the `pc_scal_value` or `gc_scal_value`.

Output Buffer

The syntax for an output buffer element card is:

```
B_OUTPUT nd_pu nd_pd nd_out nd_in [nd_pc nd_gc]
+ file='file_name' model='model_name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={2|output}]
+ [xv_pu=state_pu] [xv_pd=state_pd]
+ [interpol={1|2}]
+ [ramp_fwf={0|1|2}] [ramp_rwf={0|1|2}]
+ [fwf_tune=fwf_tune_value] [rwf_tune=rwf_tune_value]
+ [nowarn]
+ [c_com_pu=c_com_pu_value]
+ [c_com_pd=c_com_pd_value]
```



```

+ [c_com_pc=c_com_pc_value]
+ [c_com_gc=c_com_gc_value]
+ [pu_scal=pu_scal_value]
+ [pd_scal=pd_scal_value]
+ [pc_scal=pc_scal_value]
+ [gc_scal=gc_scal_value]
+ [rwf_scal=rwf_scal_value]
+ [fwf_scal=fwf_scal_value]
+ [spu_scal=spu_scal_value]
+ [spd_scal=spd_scal_value]

```


The *nd_pc* and *nd_gc* nodes are optional. However, either both or none can be specified. The total number of external nodes is either 4 or 6, any other number is an error. If you do not specify the *nd_pc* and *nd_gc* nodes on the element card, but Power_Clamp and/or Ground_Clamp I-V curves are present in the model in question, then the simulator simply connects Power_Clamp and/or Ground_Clamp to the corresponding *nd_pu* (pullup) and/or *nd_pd* (pulldown).

However, the optional nodes *nd_pc* and *nd_gc* are needed if:

- IBIS keywords *POWER Clamp Reference* and *GND Clamp Reference* are present in the IBIS model and have different values than the IBIS keywords *Pullup Reference* and *Pulldown Reference*, or
- IBIS keywords *Pullup Reference* and *Pulldown Reference* do not exist and *POWER Clamp Reference* and *GND Clamp Reference* have different values than those determined by the *Voltage Range* IBIS keyword.

If optional nodes *nd_pc* and *nd_gc* are needed, but omitted from the element card, simulation issues a warning and connects *nd_pc* to *nd_pu* and *nd_gc* to *nd_pd*.

Figure 7-3: Output Buffer



If keyword *power=on* (default) is specified, nodes nd_{pu} , nd_{pd} , and if specified, nd_{pc} and nd_{gc} , are connected to voltage sources with values taken from the IBIS file. You should not connect these nodes to voltage sources. However, names for these nodes should be provided, so you can print out the voltage values if required. For example:

```
.PRINT V(nd_pu) V(nd_pd)
```

If you specify the *power=off* keyword, simulation does not connect these nodes to voltage sources. You should connect the nodes to voltage sources either directly or through an RLC network or a transmission line.

There are no special rules for node nd_{out} . The voltage on this node is controlled by the digital signal on the node nd_{in} . Now any voltage source, current source, voltage controlled voltage source, voltage controlled current source, current controlled voltage source, or current controlled current source can be connected to the nd_{in} as shown in the following example:

```
V_in nd_in gnd 0V pulse( 0V 1V 1n 0.1n 0.1n 7.5n 15n )]
```

If *power=off*, nodes nd_{pu} , nd_{pd} , nd_{pc} , nd_{gc} can be connected to the ground if the intention is to have zero voltage on these nodes.

V_{in} is a controlling signal representing a digital signal with values 0 and 1. However, simulation can use any signal and process, according to the following rules:

If:

Polarity=Non-Inverting

At $t=0$ for transient analysis (or for DC analysis), the buffer goes to HIGH state if $V_{in} > 0.5$ and to LOW in the opposite case.

Next, if the buffer is in HIGH state, it will go to LOW state if $V_{in} < 0.2$. If the buffer is in LOW state, it will go to HIGH state if $V_{in} > 0.8$.

Polarity=Inverting

At $t=0$ for transient analysis (or for DC analysis), the buffer goes to HIGH state if $V_{in} < 0.5$ and to LOW in the opposite case.

Next, if the buffer is in HIGH state, it will go to LOW state if $V_{in} > 0.8$. If the buffer is in LOW state, it will go to HIGH state if $V_{in} < 0.2$.

If `pc_scal` (or `gc_scal`, `pu_scal`, `pd_scal`) argument exists and `pc_scal_value` (or `gc_scal_value`, `pu_scal_value`, `pd_scal_value`) does not equal to 1.0, the PC (or GC, PU, PD) iv curve will be adjusted using the `pc_scal_value` (or `gc_scal_value`, `pu_scal_value`, `pd_scal_value`).

If `rwf_scal` (or `fwf_scal`) argument exists and `rwf_scal_value` (or `fwf_scal_value`) does not equal to 1.0, rising and falling vt curves will be adjusted using `rwf_scal_value` (or `fwf_scal_value`).

If `spu_scal` (or `spd_scal`) argument exists and `spu_scal_value` (or `spd_scal_value`) does not equal to 0.0, but at the same time power is equal to off and `(spu_scal_value-spd_scal_value)` does not equal to the corresponding value in the .ibs file, then the iv curves of PU (or PD) will be adjusted using `spu_scal_value` (or `spd_scal_value`).

Tristate Buffer

The syntax for a tristate buffer element card is:

```
B_3STATE nd_pu nd_pd nd_out nd_in nd_en [nd_pc nd_gc]
+ file='file_name' model='model_name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={4|three_state}]
+ [xv_pu=state_pu] [xv_pd=state_pd]
+ [interp0l={1|2}]
+ [ramp_fwf={0|1|2}] [ramp_rwf={0|1|2}]
+ [fwf_tune=fwf_tune_value] [rwf_tune=rwf_tune_value]
+ [nowarn]
+ [c_com_pu=c_com_pu_value]
+ [c_com_pd=c_com_pd_value]
+ [c_com_pc=c_com_pc_value]
+ [c_com_gc=c_com_gc_value]
+ [pu_scal=pu_scal_value]
+ [pd_scal=pd_scal_value]
+ [pc_scal=pc_scal_value]
+ [gc_scal=gc_scal_value]
+ [rwf_scal=rwf_scal_value]
+ [fwf_scal=fwf_scal_value]
+ [spu_scal=spu_scal_value]
+ [spd_scal=spd_scal_value]
```


The *nd_pc* and *nd_gc* nodes are optional. However, either both or none can be specified. The total number of external nodes is either 5 or 7; any other number is an error. If nodes *nd_pc* and *nd_gc* are not given on the element card but Power_Clamp and/or Ground_Clamp I-V curves are present in the model in question, then the simulator will simply add Power_Clamp and/or Ground_Clamp I-V curves data to corresponding Pull_Up and/or Pull_Down I-V curves data.

However, the optional nodes *nd_pc* and *nd_gc* are needed if:

- IBIS keywords *POWER Clamp Reference* and *GND Clamp Reference* are present in the IBIS model and have different values than the IBIS keywords *Pullup Reference* and *Pulldown Reference*, or
- IBIS keywords *Pullup Reference* and *Pulldown Reference* do not exist and *POWER Clamp Reference* and *GND Clamp Reference* have different values than those determined by the *Voltage Range* IBIS keyword.

If optional nodes *nd_pc* and *nd_gc* are needed, but omitted from the element card, simulation issues a warning and connects *nd_pc* to *nd_pu* and *nd_gc* to *nd_pd*.

Figure 7-4: Tristate Buffer



If you specify the *power=on* (default) keyword, then the *nd_pu*, *nd_pd* nodes, and if specified, *nd_pc* and *nd_gc*, are connected to voltage sources with values taken from the IBIS file. You should not connect these nodes to voltage sources.

However, names for these nodes should be provided in the netlist, so you can print out the voltage values if required. For example:

```
.PRINT V(nd_pu) V(nd_pd)
```

If you specify the *power=off* keyword, simulation does not connect these nodes to voltage sources. You should connect the nodes to voltage sources either directly or through an RLC network, or a transmission line.

There are no special rules for *nd_out*. The voltage on this node is controlled by the digital signal on the nodes *nd_in*, *nd_en*. Voltage sources must be connected to the nodes *nd_in*, *nd_en* as shown in the following example:

```
V_in nd_in gnd 0V pulse( 0V 1V 1n 0.1n 0.1n 7.5n 15n )
V_en nd_en gnd 0V pulse( 0V 1V 3n 0.1n 0.1n 7.5n 15n ) ]
```

The *nd_pu*, *nd_pd*, *nd_pc*, and *nd_gc* nodes can be connected to the ground if the intention is to have zero voltage on these nodes. Nodes *nd_in*, *nd_en* can not be connected to the ground.

V_in and *V_en* are controlling signals representing digital signals with values 0 and 1. Simulation can use any signal and process according to the following rules:

The enable signal, V_{en} , supersedes the input signal, V_{in} .

If:

ENABLE = Active-High

At $t=0$ for transient analysis (or for DC analysis), the buffer goes to the `ENABLE` state if $V_{en} > 0.5$ and to `DISABLE` in the opposite case.

ENABLE = Active-Low

At $t=0$ for transient analysis (or for DC analysis), the buffer goes to `ENABLE` state if $V_{en} < 0.5$ and to `DISABLE` in the opposite case.

The buffer is in `ENABLE` state

Begins transition to `DISABLE` state if $V_{en} < 0.2$ (where Enable = Active-High) and if $V_{en} > 0.8$ (where Enable = Active-Low).

The buffer is in `DISABLE` state or in the process of transition from `ENABLE` state to `DISABLE` state

Begins transition to `ENABLE` state if $V_{en} > 0.8$ (where Enable = Active-High) and if $V_{en} < 0.2$ (where Enable = Active-Low).

The buffer is in `ENABLE` state

Response to the input signal, V_{in} , is the same as the output buffer.

Polarity=Non-Inverting

At $t=0$ for transient analysis (or for DC analysis), the buffer goes to `HIGH` state if $V_{in} > 0.5$ and to `LOW` in the opposite case.

Next, if the buffer is in `HIGH` state, it will go to `LOW` state if $V_{in} < 0.2$. If the buffer is in `LOW` state, it will go to `HIGH` state if $V_{in} > 0.8$.

Polarity=Inverting

At $t=0$ for transient analysis (or for DC analysis), the buffer goes to `HIGH` state if $V_{in} < 0.5$ and to `LOW` in the opposite case.

Next, if the buffer is in `HIGH` state, it will go to `LOW` state if $V_{in} > 0.8$. If the buffer is in `LOW` state, it will go to `HIGH` state if $V_{in} < 0.2$.

Note: After the buffer begins a transition from `ENABLE` state to `DISABLE` state, all memory about previous `HIGH/LOW` states is lost. If the buffer later goes to the `ENABLE` state, it compares the controlling signal, `V_in`, against the threshold 0.5 to decide whether to go to `HIGH` state or `LOW` state similar to the time moment `t=0`, rather than against the thresholds 0.2 and 0.8.

Input/Output Buffer

The syntax of an input/output buffer element card is:

```
B_IO nd_pu nd_pd nd_out nd_in nd_en V_out_of_in [nd_pc nd_gc]
+ file='file_name' model='model_name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={3|input_output}]
+ [xv_pu=state_pu] [xv_pd=state_pd]
+ [interpol={1|2}]
+ [ramp_fwf={0|1|2}] [ramp_rwf={0|1|2}]
+ [fwf_tune=fwf_tune_value] [rwf_tune=rwf_tune_value]
+ [nowarn]
+ [c_com_pu=c_com_pu_value]
+ [c_com_pd=c_com_pd_value]
+ [c_com_pc=c_com_pc_value]
+ [c_com_gc=c_com_gc_value]
+ [pu_scal=pu_scal_value]
+ [pd_scal=pd_scal_value]
+ [pc_scal=pc_scal_value]
+ [gc_scal=gc_scal_value]
+ [rwf_scal=rwf_scal_value]
+ [fwf_scal=fwf_scal_value]
+ [spu_scal=spu_scal_value]
+ [spd_scal=spd_scal_value]
```



The *nd_pc* and *nd_gc* nodes are optional. However, either both or none can be specified. The total number of external nodes is either 6 or 8; any other number is an error. If nodes *nd_pc* and *nd_gc* are not given on the element card but *Power_Clamp* and/or *Ground_Clamp* I-V curves are present in the model in question, then the simulator will simply add *Power_Clamp* and/or *Ground_Clamp* I-V curves data to corresponding *Pull_Up* and/or *Pull_Down* I-V curves data.

However, the optional nodes *nd_pc* and *nd_gc* are needed if:

- IBIS keywords *POWER Clamp Reference* and *GND Clamp Reference* are present in the IBIS model and have different values than the IBIS keywords *Pullup Reference* and *Pulldown Reference*, or
- IBIS keywords *Pullup Reference* and *Pulldown Reference* do not exist and *POWER Clamp Reference* and *GND Clamp Reference* have different values than those determined by the *Voltage Range* IBIS keyword.

If you need the *nd_pc* and *nd_gc* optional nodes, but you omitted them from the element card, simulation issues a warning and connects *nd_pc* to *nd_pu* and *nd_gc* to *nd_pd*.

Figure 7-5: Input-Output Buffer



If you specify the *power=on* (default) keyword, then the `nd_pu` and `nd_pd` nodes, and if specified, `nd_pc` and `nd_gc`, are connected to voltage sources with values taken from the IBIS file. You should not connect these nodes to voltage sources. However, names for these nodes should be provided in the netlist, so you can print out the voltage values if required. For example:

```
.PRINT V(nd_pu) V(nd_pd)
```

If you specify the *power=off* keyword, simulation does not connect these nodes to voltage sources. You should connect the nodes to voltage sources either directly or through an RLC network or a transmission line.

There are no special rules for node *nd_out*. The voltage on this node is controlled by the digital signal on the nodes *nd_in*, *nd_en*. Voltage sources must be connected to the nodes *nd_in*, *nd_en* as shown in the following example:

```
V_in nd_in gnd 0V pulse (0V 1V 1n 0.1n 0.1n 7.5n 15n)
V_en nd_en gnd 0V pulse (0V 1V 3n 0.1n 0.1n 7.5n 15n).
```

The *nd_pu*, *nd_pd*, *nd_pc*, and *nd_gc* nodes can be connected to the ground if the intention is to have zero voltage on these nodes.

The *nd_out_of_in* node is connected to a voltage source (see Figure). It is an error to connect this node to a voltage source or the ground.

The input-output buffer is a combination of the tristate buffer and the input buffer. See “[Input Buffer](#)” on page 7-6 and “[Tristate Buffer](#)” on page 7-12 for more information.

The input-output buffer can function as an input buffer. In this case, the resultant digital signal *V_out_of_in* on the node *nd_out_of_in* is controlled by the voltage *V_out* on the node *nd_out*.

For the input buffer, this controlling voltage is called *V_in* and any corresponding node is *nd_in*.

The input-output buffer uses *V_in*, *nd_in* notations to denote the controlling voltage and controlling input node for the output part of the buffer.

If the input-output buffer is not in the DISABLE state (this includes ENABLE state and transitions to ENABLE->DISABLE and DISABLE->ENABLE), then it functions as a tristate buffer. If input-output buffer is in the DISABLE state, it functions as an input buffer.

However, there is a difference in the digital output of the input part of the buffer (voltage *V_out_of_in*). Because *V_out_of_in* is not always defined (e.g. the buffer is in ENABLE state, or $V_{inl} < V_{out} < V_{inh}$ at the time moment, when the transition to DISABLE state is completed) and because we want to preserve logical LEVELs 0 and 1 for LOW and HIGH states, *V_out_of_in* takes the value 0.5 when it is undefined.

Figure 7-5 on page 7-18 shows a single circuit specified on a single element card. The $V_{out_of_in}$ is a voltage source whose value is a function of V_{out} (as well as of thresholds V_{inl} , V_{inh} and parameter *Polarity*). It can be used to drive other circuits.

Open Drain, Open Sink, Open Source Buffers

Open drain and open sink buffers do not have pullup circuitry. Open source buffers do not have pulldown circuitry. However, the element cards for these three buffers coincide with the element card for the output buffer. Accordingly, you should always specify names for pullup and pulldown nodes, *nd_pu* and *nd_pd*, even if the buffer does not have pullup or pulldown circuitry.

All rules given in “Output Buffer” on page 7-8 apply to open drain, open sink, and open source buffers with the following exceptions:

- Because open drain and open sink buffers do not have pullup circuitry, the option *xv_pu=nd_state_pu* should not be specified.
- Similarly, because open source buffers do not have pulldown circuitry, the option *xv_pd=nd_state_pd* should not be specified.

I/O Open Drain, I/O Open Sink, I/O Open Source Buffers

I/O open drain and I/O open sink buffers do not have pullup circuitry. I/O open source buffers do not have pulldown circuitry. However, the element cards for these three buffers coincide with the element card for the input-output buffer. Accordingly, you should always specify names for pullup and pulldown nodes, *nd_pu* and *nd_pd*, even if the buffer does not have pullup or pulldown circuitry.

All rules given in “Input/Output Buffer” on page 7-16 are applicable to I/O open drain, I/O open sink, and I/O open source buffers with the following exceptions:

- Because I/O open drain and I/O open sink buffers do not have pullup circuitry, the option *xv_pu=nd_state_pu* should not be specified.
- Similarly, because I/O open source buffers do not have pulldown circuitry, the option *xv_pd=nd_state_pd* should not be specified.


Input ECL Buffer

The syntax of the input ECL buffer element card is:

```
B_INPUT_ECL nd_pc nd_gc nd_in nd_out_of_in
+ file='file_name' model='model_name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={1|input_ecl}]
+ [interpol={1|2}]
+ [nowarn]
+ [c_com_pc=c_com_pc_value]
+ [c_com_gc=c_com_gc_value]
+ [pc_scal=pc_scal_value]
+ [gc_scal=gc_scal_value]
```

The input ECL buffer is similar to the input buffer. The only difference is in default values for V_{inl} and V_{inh} .

Figure 7-6: Input ECL Buffer



Output ECL Buffer

The syntax of the output ECL buffer element card is:


```
B_OUTPUT_ECL nd_pu nd_out nd_in [nd_pc nd_gc]
+ file='file_name' model='model_name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={12|output_ecl}]
+ [xv_pu=state_pu] [xv_pd=state_pd]
+ [interpol={1|2}]
+ [ramp_fwf={0|1|2}] [ramp_rwf={0|1|2}]
+ [fwf_tune=fwf_tune_value] [rwf_tune=rwf_tune_value]
+ [nowarn]
+ [c_com_pu=c_com_pu_value]
+ [c_com_pc=c_com_pc_value]
+ [c_com_gc=c_com_gc_value]
+ [pu_scal=pu_scal_value]
+ [pd_scal=pd_scal_value]
+ [pc_scal=pc_scal_value]
+ [gc_scal=gc_scal_value]
+ [rwf_scal=rwf_scal_value]
+ [fwf_scal=fwf_scal_value]
+ [spu_scal=spu_scal_value]
+ [spd_scal=spd_scal_value]
```

Nodes *nd_pc* and *nd_gc* are optional. However, either both or none can be specified. The total number of external nodes is either 3 or 5, any other number is an error. The output ECL buffer does not have a pulldown node. The pulldown table in the IBIS file is referenced in respect to pullup voltage.

If nodes *nd_pc* and *nd_gc* are not given on the element card but Power_Clamp and/or Ground_Clamp I-V curves are present in the model in question, then the simulator will issue an error message (this simulator behavior is different from that for the output buffer).

In other respects, the output ECL buffer is similar to the output buffer. For more information, see [“Output Buffer” on page 7-8](#).

Figure 7-7: Output ECL Buffer



Tristate ECL Buffer

The syntax for the tristate ECL buffer element card is:


```
B_3STATE_ECL nd_pu nd_out nd_in nd_en [nd_pc nd_gc]
+ file='file_name' model='model_name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={14|three_state_ecl}]
+ [xv_pu=state_pu] [xv_pd=state_pd]
+ [interpol={1|2}]
+ [ramp_fwf={0|1|2}] [ramp_rwf={0|1|2}]
+ [fwf_tune=fwf_tune_value] [rwf_tune=rwf_tune_value]
+ [nowarn]
+ [c_com_pu=c_com_pu_value]
+ [c_com_pc=c_com_pc_value]
+ [c_com_gc=c_com_gc_value]
+ [pu_scal=pu_scal_value]
+ [pd_scal=pd_scal_value]
+ [pc_scal=pc_scal_value]
+ [gc_scal=gc_scal_value]
+ [rwf_scal=rwf_scal_value]
+ [fwf_scal=fwf_scal_value]
+ [spu_scal=spu_scal_value]
+ [spd_scal=spd_scal_value]
```

The *nd_pc* and *nd_gc* nodes are optional. However, either both or none can be specified. The total number of external nodes is either 4 or 6, any other number is an error. The tristate ECL buffer does not have a pulldown node. The pulldown table in the IBIS file is referenced in respect to pullup voltage.

If nodes *nd_pc* and *nd_gc* are not given on the element card but Power_Clamp and/or Ground_Clamp I-V curves are present in the model in question, then the simulator will issue an error message (this simulator behavior is different from that for the tristate buffer).

In other respects, the tristate ECL buffer is similar to the tristate buffer. See [“Tristate Buffer” on page 7-12](#) for more information.

Figure 7-8: Tristate ECL Buffer



Input-Output ECL Buffer


The syntax for the input-output ECL buffer element card is:

```
B_IO_ECL nd_pu nd_out nd_in nd_en nd_out_of_in [nd_pc nd_gc]
+ file='file_name' model='model_name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={13|io_ecl}]
+ [xv_pu=state_pu] [xv_pd=state_pd]
+ [interpol={1|2}]
+ [ramp_fwf={0|1|2}] [ramp_rwf={0|1|2}]
+ [fwf_tune=fwf_tune_value] [rwf_tune=rwf_tune_value]
+ [nowarn]
+ [c_com_pu=c_com_pu_value]
+ [c_com_pc=c_com_pc_value]
+ [c_com_gc=c_com_gc_value]
+ [pu_scal=pu_scal_value]
+ [pd_scal=pd_scal_value]
+ [pc_scal=pc_scal_value]
+ [gc_scal=gc_scal_value]
+ [rwf_scal=rwf_scal_value]
+ [fwf_scal=fwf_scal_value]
+ [spu_scal=spu_scal_value]
+ [spd_scal=spd_scal_value]
```

Nodes *nd_pc* and *nd_gc* are optional. However, either both or none can be specified. The total number of external nodes is either 5 or 7, any other number is an error. The tristate ECL buffer does not have a pulldown node. The pulldown table in the IBIS file is referenced in respect to pullup voltage.

If nodes *nd_pc* and *nd_gc* are not given on the element card but Power_Clamp and/or Ground_Clamp I-V curves are present in the model in question, then the simulator will issue an error message (this simulator behavior is different from that for Input-Output buffer).

In other respects, the input-output ECL buffer is similar to the input-output buffer. See [“Input/Output Buffer” on page 7-16](#) for more information.

Figure 7-9: Input-Output ECL Buffer

Specifying Common Keywords

Required Keywords

file='file_name'

Identifies the IBIS file. *file_name* must be lower case and specify either the absolute path for the file or the relative path in respect to the directory from which you run the simulator.

Example

```
file = '.ibis/at16245.ibs'
file = '/home/oneuser/ibis/models/abc.ibs'
```

model='model_name'

Identifies the model for a buffer from the IBIS file, specified with keyword *file='...'*. The keyword *model_name* is case sensitive and must match one of the models from the IBIS file.

Example

```
model = 'ABC_1234_out'
model = 'abc_1234_IN'
```

Optional Keywords

All other keywords are optional; if not used, default values will be selected. Optional keywords are enclosed in square brackets [] in the buffer cards.

The notation *keyword={val_1|val_2|...|val_n}* is used to denote that the keyword takes a value from the set *val_1*, *val_2*, ... , *val_n*. The order of the keywords is not important.

buffer= {Buffer_Number | Buffer_Type}

Where *buffer_number* is an integer from the range $1 \leq N \leq 17$. Each buffer has an assigned number as follows:

Buffer Type	Buffer Number	Number of nodes (nominal or min/max)	Notes
INPUT	1	4	
OUTPUT	2	4/6	
INPUT_OUTPUT	3	6/8	
THREE_STATE	4	5/7	
OPEN_DRAIN	5	4/6	
IO_OPEN_DRAIN	6	6/8	
OPEN_SINK	7	4/6	
IO_OPEN_SINK	8	6/8	
OPEN_SOURCE	9	4/6	
IO_OPEN_SOUR CE	10	6/8	
INPUT_ECL	11	4	
OUTPUT_ECL	12	3/5	
IO_ECL	13	5/7	
THREE_STATE_E CL	14	4/6	was 17
SERIES	15	not implemented	
SERIES_SWITCH	16	not implemented	
TERMINATOR	17	not implemented	was 14

The value of *buffer_number* and *buffer_type* should match the buffer type specified by keyword *model*='...'. The keyword *buffer*= {*Buffer_Number* / *Buffer_Type*} provides an extra check for the input netlist. If the keyword is omitted, this checking is not performed.

typ={typ|min|max|fast|slow}

If the value of the buffer parameter *typ* is either *typ*, or *min*, or *max*, then this value signifies the column in the IBIS file from which the data are used for the current simulation. The default is *typ*=*typ*. If *min* or *max* data are not available, *typ* data are used instead.

If the value of the buffer parameter *typ* is *fast* or *slow*, then certain combinations of *min* and *max* data are used. The following table specifies the exact type of data used for *fast* and *slow* values. Note that the table lists all the parameters and data types for all implemented buffers. Specific buffers use relevant data only. No buffer uses all the data given in the table (for example, the Rgnd, Rpower, Rac, Cac parameters are specified and used only for the terminator).

hsp_ver=hspice_version

The default is the current version of the Star-Hspice simulator. If you prefer the previous version of the IBIS buffer, then you can use the following statement:

```
hsp_ver = 2001.2
```

Parameter/Data	Fast	Slow
C_comp	min	max
Temp_Range	max	min
Voltage_Range	max	min
Pullup_Ref	max	min
Pulldown_Ref	min	max
POWER_Clamp_Ref	max	min
GND_Clamp_Ref	min	max
Rgnd	max	min
Rpower	max	min
Rac	max	min
Cac	min	max
Pulldown	max	min
Pullup	max	min
GND_Clamp	max	min
POWER_Clamp	max	min
Ramp	max	min
Rising_waveform	max	min
Falling_waveform	max	min
V_fixture	max	min

power={on|off}

Default is *power=on*. Connect buffers to power sources that are specified in the IBIS file with keywords *Voltage Range*, *Pullup Reference*, *Pulldown Reference*, *POWER Clamp Reference*, and *GND Clamp Reference*.

By default, simulation connects required voltage sources for such external nodes as *Pullup*, *Pulldown*, *Power_Clamp*, and *Ground_Clamp* if applicable. You should not connect these nodes to voltage sources. However, names for these nodes should be provided, so you can print out the voltage values if required. For example:

```
.PRINT V(node_pullup)
```

If *power=off* is used, then the internal voltage sources are not included in the buffer and you are responsible for adding external voltage sources. Use this option if the voltage source is not connected directly to buffer nodes but through a circuit to account for parasitic RLC, to simulate power/ground bounce, and so on.

interpol={1|2}

Default is *interpol=1* (recommended). The I/V curves and V(t) curves need to be interpolated. Keyword *interpol=1* uses linear interpolation and *interpol=2* uses quadratic bi-spline interpolation.

**xv_pu=nd_state_pu
xv_pd=nd_state_pd**


The buffers with output function (output, input-output, tristate, and so on) are controlled by one (input) or two (input and enable) controlling signals. Describe the state of a buffer at any moment with two state variables, *St_pu* and *St_pd*, which vary from 0 to 1. For example, if the output buffer is in LOW state, then *St_pu=0*, *St_pd=1*. If the output buffer transitions from a LOW state to HIGH state, then *St_pu* continuously changes from 0 to 1, while *St_pd* goes from 1 to 0. The actual time dependence for such a transition is derived from either ramp data or waveform(s).

You might want to know exactly how the transition takes place. The keywords *xv_pu=nd_state_pu*, *xv_pd=nd_state_pd* provide such information. Here *nd_state_pu* and *nd_state_pd* are names of additional nodes (which must be unique, and are treated as any other node from the netlist, except for a 16-character limitation). If the keyword(s) are included, then simulation adds voltage source(s) (with 1M Ω parallel resistor).

The values of the voltages are equal to *St_pu* and *St_pd*. They can be printed or displayed as follows:

```
.PRINT V(nd_state_pu) V(nd_state_pd)].
```

Figure 7-10: Equivalent Circuit for *xv_pu=nd_state_pu* Keyword



ramp_fwf={0|1|2}
ramp_rwf={0|1|2}

Default is *ramp_fwf=0*, *ramp_rwf=0*. If ramp and/or waveform(s) data are available, then these options allow you to choose which data to use.

The *ramp_fwf* parameter controls falling waveform(s)/ramp. The *ramp_rwf* parameter controls rising waveform(s)/ramp.

- Value 0 denotes use ramp data.
- Value 1 denotes use one waveform:
 - For `ramp_fwf=1`, if more than one falling waveform is available, the first falling waveform found for the model in question will be used.
 - For `ramp_rwf=1`, if more than one rising waveform is available, the first rising waveform found for the model in question will be used.
- Value 2 denotes use two waveforms:
 - For `ramp_fwf=2`, if more than two falling waveforms are available, the first two falling waveforms found for the model in question will be used.
 - For `ramp_rwf=2`, if more than two rising waveforms are available, the first two rising waveforms found for the model in question will be used.

If in-circuit simulation cannot perform a specified type of processing (for example, if `ramp_fwf=2` is specified, but only one falling waveform is found), it decrements values of `ramp_fwf` and/or `ramp_rwf` by one and attempts to process the new value(s) of `ramp_fwf` and/or `ramp_rwf`. In this case, a warning is printed (unless the `nowarn` option is set).

Note: The `ramp_fwf` and `ramp_rwf` parameters are independent, and can have different values.

`fwf_tune=fwf_tune_value` `rwf_tune=rwf_tune_value`


The `fwf_tune_value` and `rwf_tune_value` keywords are numbers between 0 and 1. The default is `fwf_tune=0.1`, `rwf_tune=0.1`.

The following two parameters control the algorithm for processing ramp and waveforms:

- `fwf_tune` is used only if `ramp_fwf` is 0 or 1.
- `rwf_tune` is used only if `ramp_rwf` is 0 or 1.

The effect of these parameters when switching the output buffer from `LOW` to `HIGH` is illustrated in [Figure 7-11](#).

Figure 7-11: Change in Values of $St_pu(t)$ and $St_pd(t)$ When a Buffer is Switched from LOW to HIGH



Initially, $St_pd=1$, $St_pu=0$. Both ramp data and a single rising waveform provide information about the switching process and, in particular, a time interval, ΔT , during which the transition from LOW \rightarrow HIGH occurs. The difference between the two data types (ramp and a single rising waveform) is that the shape of the waveform for ramp is fixed as a linearly growing function from LOW to HIGH, while an actual waveform accounts for an arbitrary time dependence.

However, this is not enough information to determine $St_pu(t)$ and $St_pd(t)$ [recall that $St_pu(0)=0$, $St_pd(0)=1$, $St_pu(\Delta T)=1$, $St_pd(\Delta T)=0$]. Mathematically, we have one linear equation with two unknowns that have an infinite number of solutions. To resolve this problem, additional conditions on St_pu , St_pd should be imposed (some use $St_pu+St_pd=1$).

Avant! simulation device models use the following approach.

Because the circuitry that goes from ON to OFF (for rising waveforms, pulldown circuitry) usually undergoes this transition much faster than the circuitry that goes from OFF to ON (for rising waveforms, pullup circuitry), we specify a fraction of time in units of ΔT during which the circuitry that goes from ON to OFF undergoes the transition.

Therefore, if $rwf_tune=0.1$, then during $0.1*\Delta T$ the pulldown circuitry switches from ON to OFF. The transition is a linear function of time. After imposing this additional condition, we can uniquely find the rate of transition for the circuitry that goes from the OFF state to ON state.

This approach is also valid for the fwf_tune parameter.

Parameters *fwf_tune* and *rwf_tune* should be considered tuning parameters. The significance of these parameters strongly depends on I/V curves for pullup and pulldown circuitries. A change in *fwf_tune* and *rwf_tune* can be insignificant or very significant depending on the I/V curves. We recommend that you adjust these parameters slightly to evaluate the accuracy of the model.

Note, that in the case of two waveforms, the corresponding system of equations is completely defined mathematically and parameters *fwf_tune* and *rwf_tune* are not used (ignored if specified). However, if data given in two waveforms are inaccurate or inconsistent with other data, in-circuit simulation can use single waveform or ramp data instead of two waveforms (giving a warning). If this occurs, *fwf_tune* and/or *rwf_tune* are used even if *ramp_fw*=2, *ramp_rw*=2.

If the two-waveform data are inconsistent or inaccurate, the results can be less accurate than ramp or one-waveform results. We recommend that two-waveform results be compared against ramp and one-waveform results.

The algorithm used to find the evolution of states in the case of ramp data and single waveform can be augmented by other algorithms if there are such requests from the users.

The keywords, *xv_pu=nd_state_pu* and *xv_pd=nd_state_pd*, can be used to print and/or view the state evolution functions *St_pu(t)* and *St_pd(t)*.

nowarn

The keyword *nowarn* suppresses warning messages from the IBIS parser. Note that there is no equal sign “=” and value after the *nowarn* keyword. Do not use *nowarn* as the first keyword after the nodes list. There should be at least one keyword followed by “=” and a value between the list of nodes and the *nowarn* keyword.

```
c_com_pu = c_com_pu_value
c_com_pd = c_com_pd_value
c_com_pc = c_com_pc_value
c_com_gc = c_com_gc_value
```

By default (default 1) the die capacitance *C_comp* is connected between *node_out* (*nd_in* for input buffer) and ideal ground. For simulating power bounce and ground bounce it may be desirable to split *C_comp* into several parts and connect between *node_out* (*nd_in* for input buffer) and some (or all) of the *node_pu*, *node_pd*, *node_pc*, *node_gc* nodes.

If you specify at least one of the optional parameters (`c_com_pu`, `c_com_pd`, `c_com_pc`, `c_com_gc`), then the default 1 does not apply, and unspecified parameters have a value of zero (default 2). The `c_com_pu`, `c_com_pd`, `c_com_pc`, `c_com_gc` values are dimensionless, and denote fractions of `C_comp` connected between *node_out* (*nd_in* for input buffer) and respective nodes (either *node_pu*, *node_pd*, *node_pc*, or *node_gc*). For example, `C_comp*c_com_pu` is capacitance connected between *node_out* and *node_pu*.

If given, values of `c_com_pu` , `c_com_pd` , `c_com_pc` , and `c_com_gc` should be nonnegative.

It is expected that $c_com_pu + c_com_pd + c_com_pc + c_com_gc = 1$, however Hspice-based simulators do not enforce this requirement, and warn you only if the requirement is not satisfied. In this case, the states are derived under the assumption that the die has `C_comp` specified in the IBIS files while during simulation different value of `C_comp` used, namely $C_comp*(c_com_pu+c_com_pd+c_com_pc+c_com_gc)$. Effectively it means that some additional capacitance is connected in parallel to `C_comp` (possibly negative).

In the case of buffer types: output, input-output, 3-state, if nodes *node_pc* and *node_gc* are not specified in the netlist, `c_com_pc` is added to `c_com_pu` and `c_com_gc` is added to `c_com_pd` (after that `c_com_pc` and `c_com_gc` are not used anymore).

In the case of buffer types: open drain, open sink, input-output open drain, input-output open sink if nodes *node_pc* and *node_gc* are not specified in the netlist, `c_com_pc` if given is ignored, `c_com_gc` is added to `c_com_pd` (after that `c_com_gc` is not used anymore).

In the case of buffer types: open source, input-output open source, if nodes *node_pc* and *node_gc* are not specified in the netlist, `c_com_gc` if given is ignored, `c_com_pc` is added to `c_com_pu` (after that `c_com_pc` is not used anymore).


In the case of buffer types: output ECL, input-output ECL, 3-state ECL if nodes *node_pc* and *node_gc* are not specified in the netlist, `c_com_pc` and `c_com_gc` are ignored (assign zero values).

In the case of buffer types: output ECL, input-output ECL, 3-state ECL if `c_com_pd` is not zero, it is added to `c_com_pu` (`c_com_pd` is not used after that).

Differential Pins

Differential pins refer to the relationship between buffers. Differential pins are specified in the “Component Description” section of the IBIS standard. [Figure 7-12](#) and [Figure 7-13](#), and the examples that follow these figures, explain how you can simulate differential pins, using the Avant! implementation of IBIS.


Figure 7-12: Output buffers



You must use two separate buffers, each of which is specified by a separate card in the netlist. They are related only through their input, which is differential.

The only way the inverter can implement in this situation is by specifying two independent voltage sources that have opposite polarity.

Figure 7-13: Input Buffers



Nodes `out_of_in_1`, `out_of_in_2` must be specified but are not used. In the case of differential input buffers, the voltage will be probed between `nd_in_1` and `nd_in_2` and processed by a voltage dependent voltage source as described below.

V_{diff} is a differential voltage parameter from the IBIS file (default is 200 mV). Add definition of parameter V_{diff} , voltage controlled voltage source $E_{diff_out_of_in}$, and a resistor $R_{diff_out_of_in}$.

Example

```
.PARAM V_diff = 0.2
E_diff_out_of_in diff_out_of_in 0 PWL(1) nd_in_1 nd_in_2
+ '- V_diff' 0 '+ V_diff' 1 R_diff_out_of_in
+ diff_out_of_in 0 1x
```

Use the voltage across $R_{diff_out_of_in}$ as the output of the differential input buffer.

```
If V(nd_in_1) - V(nd_in_2) < V_diff, V(diff_out_of_in) = 0
if V(nd_in_1) - V(nd_in_2) > V_diff, V(diff_out_of_in) = 1
```

Scaling Buffer Strength

Sometimes there is a need to scale buffer strength (that is, increase or decrease current for output type buffers for a given value of the output voltage). This enables the same IBIS file to be used to simulate buffers of different strengths. Let us designate K as a factor for current multiplication. For the original buffer, the value of $K=1$. This section describes how to accomplish this scaling using the F-element for a single output buffer and differential output buffer.

The original circuit for a single output buffer is as follows:

```
Buffer nd_pu nd_pd nd_out nd_pc nd_gc
+ file=<filename> model=<modelname>
+ Rload nd_out gnd Rload_val
```

The scaled circuit for a single output buffer is as follows:

```
Buffer nd_pu nd_pd nd_out nd_pc nd_gc
+ file=<filename> model=<modelname>
+ Vsenser nd_out nd_out_prime V=0
+ Rload nd_out_prime gnd Rload_val
+ Felement gnd nd_out_prime Vsenser K-1
```

The original circuit for a differential output buffer is as follows:

```
Buffer1 nd_pu1 nd_pd1 nd_out1 nd_pc1 nd_gc1
+ file=<filename1> model=<modelname1>
Buffer2 nd_pu2 nd_pd2 nd_out2 nd_pc2 nd_gc2
+ file=<filename2> model=<modelname2>
+ R_load n_out1 n_out2 R_load_value
```

The scaled circuit for a differential output buffer is as follows:

```
Buffer1 nd_pu1 nd_pd1 nd_out1 nd_pc1 nd_gc1
+ file=<filename1> model=<modelname1>
Buffer2 nd_pu2 nd_pd2 nd_out2 nd_pc2 nd_gc2
+ file=<filename2> model=<modelname2>
+ V_sense n_out1 n_out1_prime 0V
+ F_element n_out2 n_out1_prime v_sense K-1
+ R_load n_out1_prime n_out2 R_load_value
```

Notice the polarity of the F-element. For the K=1 scaling factor, the current-controlled current source does not supply any current, so effectively you are still using the original circuit.

Buffers in subcircuits

```
*****
* example 1 * buffers in subcircuit, power=on
*****

v_in1 nd_in1 0 pulse
+ ( 0V 1.0V CLK_Q_PRD DLT_TIME DLT_TIME CLK_H_PRD CLK_PRD )
v_en1 nd_en1 0 1V
v_in2 nd_in2 0 pulse
+ ( 1.1V 0V CLK_Q_PRD DLT_TIME DLT_TIME CLK_H_PRD CLK_PRD )
v_en2 nd_en2 0 1V

x1 nd_out1 nd_in1 nd_en1 nd_outofin1 buffer11
x2 nd_out2 nd_in2 nd_en2 nd_outofin2 buffer11

R_load nd_out1 nd_out2 50

.subckt buffer11 nd_out0 nd_in0 nd_en0 nd_outofin0
b_io_0 nd_pu0 nd_pd0 nd_out nd_in0 nd_en0 nd_outofin0 nd_pc0
    nd_gc0
+ file = '92lv090b.ibs'
+ model = 'DS92LV090A_DOUT'
+ typ=typ power=on
+ buffer=3
+ interpol=1
+ xpin nd_out nd_out0 pin22
.ends

.subckt pin22 nd_out nd_out0
R_pin nd_out_c nd_out0 50m
C_pin nd_out_c 0 0.3p
L_pin nd_out nd_out_c 2n
.ends
```

In this example buffers are connected to power sources implicitly, inside the subcircuit. Subcircuit external terminals does not need to include *nd_pu*, *nd_pd*, *nd_pc*, *nd_gc*.


```

*****
* example 2* buffers in subcircuit, power=off
*****
v_in1 nd_in1 0 pulse
+ ( 0V 1.0V CLK_Q_PRD DLT_TIME DLT_TIME CLK_H_PRD CLK_PRD )
v_en1 nd_en1 0 1V
v_in2 nd_in2 0 pulse
+ ( 1.1V 0V CLK_Q_PRD DLT_TIME DLT_TIME CLK_H_PRD CLK_PRD )
v_en2 nd_en2 0 1V

x1 nd_power 0 nd_out1 nd_in1 nd_en1 nd_outofin1 nd_power 0
  buffer11
x2 nd_power 0 nd_out2 nd_in2 nd_en2 nd_outofin2 nd_power 0
  buffer11

R_load nd_out1 nd_out2 50

.subckt buffer11 nd_pu0 nd_pd0 nd_out0 nd_in0 nd_en0
  nd_outofin0 nd_pc0 nd_gc0
r_0 nd_pu0 nd_pd0 1.23456789x
b_io_0 nd_pu0 nd_pd0 nd_out nd_in0 nd_en0 nd_outofin0 nd_pc0
  nd_gc0
+ file = '92lv090b.ibs'
+ model = 'DS92LV090A_DOUT'
+ typ=typ power=off
+ buffer=3
+ interpol=1
+ xpin nd_out nd_out0 pin22
.ends

.subckt pin22 nd_out nd_out0
R_pin nd_out_c nd_out0 50m
C_pin nd_out_c 0 0.3p
L_pin nd_out nd_out_c 2n
.ends

V_power nd_power 0 3.3V

```

In this example, only one voltage source, *V_power*, is used to power all buffers. All power nodes, *nd_pu*, *nd_pd*, *nd_pc*, *nd_gc*, should be explicitly provided.

Example

Below is a complete example of the netlist that contains an output buffer, transmission line, and input buffer.

A digital signal is supplied to the node *nd_in*. It is transmitted by the output buffer to a network, goes through a transmission line, is received by an input buffer, and transformed into digital form and available on node *nd_out_of_in_1*. IBIS file *at16245a.ibs* resides in the directory *.ibis*, which is located in the directory from which you run the simulator.

```
*****
* test for iob: output buffer-transmission line-input buffer
*****

.option post probe

*****
* Analysis
*****

.tran 0.05n 20n

*****
* Stimuli
*****

V_in nd_in 0 1V pulse ( 0V 1V 1n 1n 1n 4n 10n )

*****
* Output
*****

.print tran v(nd_pu) v(nd_pd) v(nd_out) v(nd_in)
+ v(nd_in_1) v(nd_out_of_in_1)

*****
* OUTPUT BUFFER
*****

b2 nd_pu nd_pd nd_out nd_in nd_pc nd_gc
+ file = '.ibis/at16245a.ibs'
+ model = 'AT16245_OUT'
```

```

*****
* TRANSMISSION LINE
*****

.PARAM Z_0=50
.PARAM T_delay=10ns
.PARAM Length=1mm

W1 N=1 nd_out GND nd_in_1 GND Umodel=Uname L=Length
.model Uname u nl=1 LEVEL=3 elev=3 llev=0 plev=1 nlay=2
+ zk=Z_0 delay=T_delay

*****
* INPUT BUFFER
*****

b1 nd_pc_1 nd_gc_1 nd_in_1 nd_out_of_in_1
+ file = '.ibis/at16245a.ibs'
+ model = 'AT16245_IN'

*****
.end

```

Using the IBIS Buffer Component

The Input/Output Buffer Information Specification (IBIS) is being developed by the IBIS Open Forum, which is affiliated with the Electronic Industries Alliance (EIA).

IBIS specifies a standard form to present information in ASCII format, using special files. This information describes the behavior of various I/O buffers that send electrical signals outside the silicon chip, or receive such signals. The type of information includes:

- Output I-V curves for output buffers, in LOW and HIGH states.
- V(t) curves, describing the exact form of transitions from LOW to HIGH states, and from HIGH to LOW states, for a specified load.
- Values for die capacitance.
- Electrical parameters of the packages.

The Avant! True-Hspice models implement buffers as a standard *b* element. But to support simulation of IBIS models using .ebd and .pkg, True-Hspice IBIS models include another component that *creates* buffers for an integrated circuit.

Understanding the .ibis Command

The general syntax of the .ibis command for a component is :

```
.ibis cname keyword_1 = value_1 ... [keyword_M=value_M]
```

where:

<i>cname</i>	Instance name of this <code>ibis</code> command
<i>keyword_i=value_i</i>	Assigns the <i>value_i</i> value, to the <i>keyword_i</i> keyword. Optional keywords are in the square brackets.

Required Keywords

file='file_name'

Identifies the IBIS file. *file_name* must be lower case, and must specify either the absolute path for the file, or the relative path in respect to the directory from which you run simulation.

Examples

```
file = '.ibis/at16245.ibs'
file = '/home/oneuser/ibis/models/abc.ibs'
```

component='component_name'

Identifies the component for a .ibis command from the IBIS file, specified using the `file='...'` keyword. The `component_name` keyword is case-sensitive, and must match one of the components from the IBIS file.

Examples

```
component = 'procfast'
component = 'Virtex_SSTL_3-I_BG432'
```

subname='subckt_name'

Identifies the subname to which you add the component buffers. The '*subckt_name*' must be the name of a sub-circuit that you defined in your Hspice netlist. The sub-circuit pins must also match the component in the .ibs file.

Note: The component name and file name are defined in the *component* and *file* keywords.

Optional Keywords

The following keywords are the same as for the *b*-element (I/O buffer). For more information, see [Specifying Common Keywords on page 7-27](#).

- typ
- interpo
- ramp_rwf
- ramp_fwf
- rwf_tune
- fwf_tune
- pd_scal
- pu_scal
- pc_scal
- gc_scal
- rwf_scal
- fwf_scal
- nowarn
- hsp_ver
- c_com_pu
- c_com_pd
- c_com_pc
- c_com_gc

How .ibis Creates Buffers

The .ibis command adds a buffer to the netlist for every pin, according to the signal_name and model_name defined in the [Pin] keyword in the .ibs file.

Note: .ibis does not create a buffer if the pin name is a reserved model name, such as POWER, GND, or NC.

```
buffer_name = 'cname'_'signal_name'
```

- *cname* is defined in the .ibis card in the .sp netlist.
- *signal_name* is defined in the [Pin] keyword in the .ibs file

The pins, and the elements that connect to these pins in the sub-circuit, are divided. The node name of the elements are changed from subcircuit's pins to

'bufn_<pin_number>'

- <pin_number> is 1 if this pin is the first pin defined in the [Pin] keyword.
- <pin_number> is 2 if this pin is the second pin.

and so on.

The buffers are inserted between the 'bufn_<pin_number>' node and the pin.

Example

A file named test.ibs contains the following messages:

```
[Component] TEST
[Manufacturer] Intel Corporation
[Package]
|          typ          min          max
R_pkg     50.000mOhm    40.000mOhm    60.000mOhm
L_pkg     5.00nH        4.00nH        6.00nH
C_pkg     2.00pF        1.00pF        3.00pF

[PIN]      signal_name  model_name  R_pin   L_pin   C_pin
a1         Vcc          Power
a2         GND          GND
ai         Inbuf        in_buf5
ao         IO50buf      io50v
```

A netlist named test.sp contains the following commands:


```
.ibis comp component='TEST'
+ file='test.ibs' subname='test'
+ [typ=fast]
+ [interpol={1}]
+ [nowarn]
+ .....
.subckt test vcc1 gnd1 inbuf io50buf
.....
.ends
xtest vcc gnd in out test
.....
```

For this example, the .ibis command creates two buffers: ptest_inbuf and ptest_io50buf.

The subcircuit test changes, as shown in [Figure 7-14](#):

- The `bufn_3` node connects to the elements in the sub-circuit test, to which the `inbuf` node previously connected.
- The `bufn_4` node connects to the elements in the sub-circuit test, to which the `io50buf` node previously connected.

Figure 7-14: Altered Sub-circuit Test



Using the Buffer Component

The component creates buffers that are always connected to the power sources that you specified in the IBIS file. To specify power sources, use the Voltage Range, Pullup Reference, Pulldown Reference, POWER Clamp Reference, and GND Clamp Reference keywords.

The nodes of buffers expect input and output node names in the following format:

```
'buffer_name' _<node_name>
buffer_name = 'cname' _'signal_name'
```

where:

- *cname* is defined in the .ibis card in the the .sp netlist.
- *signal_name* is defined in the [Pin] keyword in the .ibs file
- <node_name> is different for different types of buffers:

INPUT	'pc', 'gc',
OUTPUT	'pu', 'pd', 'pc', 'gc'
INPUT_OUTPUT	'pu', 'pd', 'en', 'outofin', 'pc', 'gc'
THREE_STATE	'pu', 'pd', 'en', 'pc', 'gc'
OPEN_DRAIN	'pu', 'pd', 'pc', 'gc'
IO_OPEN_DRAIN	'pu', 'pd', 'en', 'outofin', 'pc', 'gc'
OPEN_SINK	'pu', 'pd', 'pc', 'gc'
IO_OPEN_SINK	'pu', 'pd', 'en', 'outofin', 'pc', 'gc',
OPEN_SOURCE	'pu', 'pd', , 'pc', 'gc'
IO_OPEN_SOURCE	'pu', 'pd', 'en', 'outofin', 'pc', 'gc',
INPUT_ECL	'pc', 'gc',
OUTPUT_ECL	'pu', 'pc', 'gc'
IO_ECL	'pu', 'en', 'outofin', 'pc', 'gc'
THREE_STATE_ECL	'pu', 'en', 'pc', 'gc'

Note: For more information about nodes for different buffers, see [Buffers on page 7-6](#).

The names of the input and output nodes for the buffers are:

INPUT and INPUT_ECL buffers	signal name of pin ('in') 'bufn_<pin_number>' ('outofin')
Other types of buffers	'bufn_<pin_number>' ('in') signal name of pin ('out')

- `<pin_number>` is 1 if this pin is the first pin defined in the [Pin] keyword.
- `<pin_number>` is 2 if this pin is the second pin.

and so on.

Note: If the buffer has an enable terminal, you must create a node named `buffer_name_en` to enable the buffer.

Example

The .ibis command creates an input buffer named `pctest_inbuf`, and an input-output buffer named `pctest_io50buf`.

```
.subckt test vcc1 gnd1 inbuf io50buf
.....
ven1 pctest_io50buf_en vcc1 0v
.ends
xtest vcc gnd in out test
    rout out gnd 50
.....
.print v(xtest.pctest_inbuf_pc)      $ pc node of pctest_inbuf
+      v(xtest.pctest_inbuf_gc)      $ gc node of pctest_inbuf
+      v(in)                         $ in node of pctest_inbuf
+      v(bufn_3)                     $ outofin node of pctest_inbuf
+      v(xtest.pctest_io50buf_pu)    $ pu node of pctest_io50buf
+      v(xtest.pctest_io50buf_pd)    $ pd node of pctest_io50buf
+      v(xtest.pctest_io50buf_outofin) $ outofin node of pctest_io50buf
+      v(xtest.pctest_io50buf_pc)    $ pc node of pctest_io50buf
+      v(xtest.pctest_io50buf_gc)    $ gc node of pctest_io50buf
+      v(xtest.pctest_io50buf_en)    $ enable node of pctest_io50buf
+      v(out)                       $ out node of pctest_io50buf
+      v(bufn_4)                     $ in node of pctest_io50buf
```

Simulating the Component with pkg and ebd

If you want to simulate the IBIS buffer component with .pkg and .ebd, add the following option:

```
pkgmap, pkgtyp, ebdmap, ebdtyp
```

For more information, see the "PKG and EBD Simulation" section in Chapter 3, "Specifying Simulation Input and Controls", in the *Star-Hspice Manual*.

Additional Notes

This section provides some additional notes about IBIS models, to clarify technical issues. Most of this information was developed as a result of customer interaction.

Keywords

The *fwf_tune*, *rwf_tune* parameters specify transition time for circuitry (either pullup or pulldown) that goes from the ON to OFF state as a fraction of time, *delta_T*, for a transition for the opposite circuitry (either pulldown or pullup) from OFF to ON state. The *delta_T* value for ramp data transition time is different from the value for single waveform transition time (*delta_T* depends on parameters *ramp_fwf* and *ramp_rwf*). Consequently, the absolute values for transition time from the ON to OFF state are different for ramp data and single waveform data.

Voltage Thresholds

Voltages applied to the input node and enable node are digital signals. They should be either 0 or 1. It is acceptable to specify input voltage as:

```
V_in nd_in 0 pulse (0 3.3 0 0.5n 0.5n 4n 8n)
```

However, in-circuit simulation currently detects only two thresholds, 20% and 80% of [0,1] swing, i.e., 0.2V and 0.8V. If a buffer is non-inverting and in a LOW state, it will start transition to a HIGH state, if $V_{in} > 0.8V$. If the buffer is in HIGH state, it will start the transition to LOW state, if $V_{in} < 0.2V$. Specifying input voltage in the range [0, 3.3V] as in the above example does not make LOW → HIGH transitions better in any way, but can add uncertainty over time interval 0.5ns, when the transition actually occurs.

.OPTION D_IBIS

The `d_ibis` option specifies the directory where IBIS files are located. Example of usage:

```
.OPTION d_ibis='/home/user/ibis/models'
```

If several directories are specified, then simulation looks for IBIS files in the local directory (the directory from which you run the simulation), then in the directories specified through `.option d_ibis` in the order that `.option` cards appear in the netlist. At most, four directories can be specified through `d_ibis` option.

Examples of usage:

```
.OPTION d_ibis='/nfs/port/user/hspice/run/subckt/optd'  
+ buffer nd_pu nd_pd nd_out nd_in  
+ file = 'opt.ibs'  
+ model = 'DS92LV090A_DOUT'
```

The `d_ibis` option is case-sensitive.

Sub-model

Each buffer can call one `Dynamic_clamp` or one `Bus_hold`.

- `Dynamic_clamp` is automatically set to the *All* mode.
- `Bus_hold` is automatically set to the *Non-driving* mode.

Note: If you use more than one `Bus_hold`, combine them to acquire the accurate result.

You can define the *Off_delay* parameter on both the rising edge and the falling edge. You can use this parameter with both the *V_trigger_r* and the *V_trigger_f* parameters.

Driver Schedule

Driver schedule connects the buffers together, to form the more complicated buffer behavior. The scheduled buffer should have the same node list as the top buffer.

For example, you can use the *output* buffer to schedule the *open_drain* buffer.

The delay parameter, such as *rise_on_dly*, should be consistent with the polarity of the scheduled driver. If the buffer inverts, then the rising edge turns on the pulldown device, and the *rise_on_dly* parameter means that the pulldown device automatically turns off after the *rise_on_dly-rise_off_dly* period.

Warning and Error Messages

If certain conditions are met (or not met), simulation prints warnings or error messages. Some examples of these messages are described below.

Warnings are issued if the input data is inconsistent. In this case, simulation modifies data to make consistent and runs the simulation with modified data. Static I/V curves take precedence over V(t) curves and ramp data. If simulation modifies your data, it is unlikely the results of simulation with a test load will match V(t) curves specified in the IBIS file. To achieve high accuracy, input data should be consistent. Pay close attention to warnings and understand the causes.

Errors are issued if the simulation cannot continue, using the specified data.

Example

An example of a warning:

```
** warning** iob_eles2:205:
    text of the warning, line1
    text of the warning, line2
```

An example of an error:

```
** error** iob_eles2:205:
    text of the error, line1
    text of the error, line2
```

Text that follows the comments '** warning**' and '** error**', such as 'iob_eles2:205:' identifies the location where the problem occurs. It is intended to help the developer solve the problem.

The following information is intended for users. A list of selected warnings follows.

1. I/V Curves

PC and GC I-V curves should be equal to zero at zero voltage, $I(V=0)=0$. If different values are found, a warning is issued. For example, for a PC I/V curve the following warning is issued.

```

** warning** ffffffff:NNN:
POWER_Clamp curve should be zero at origin
found value 1.85800E-01
I/V curve is not modified

```

This warning occurs for Power_Clamp and Ground_Clamp I/V curves. Simulation takes these I/V curves as given, but an error is likely to occur if $I(V=0)$ is not zero.

2. I-V curves and rising/falling waveforms (RWF, FWF) should be consistent.

Simulation verifies consistency for the end points of RWF, FWF. If inconsistency is detected, the I/V curves take precedence over $V(t)$ curves, and $V(t)$ curves are modified to make them consistent with I-V curves.

```

** warning** ffffffff:NNN:
Falling WF min estimate and given value differ
estimate = 3.3540E-01 given = 6.6000E-01

```

In this example, I/V curves give a value of 3.3540E-01 V for minimum voltage when pullup is OFF (if pullup is available) and pulldown is ON (if pulldown is available) for load specified for FWF. The minimum voltage value of FWF in the IBIS file is 6.6000E-01 V. In this case, simulation modifies the FWF to be consistent with I-V curves.

1. I/V curves and ramp data should be consistent (if ramp is used).

In-circuit simulation verifies consistency for end points of rising edge and falling edge. The IBIS standard requires that ramp data correspond to 20% to 80% transition of the total voltage change. If inconsistency is detected, the following warning appears:

```

** warning** ffffffff:NNN:
Inconsistency between Ramp and PD/PU data is detected.
dV_r=1.5900E+00 V_rwf_max=3.3000E+00 V_rwf_min=3.3540E-01
transition from 20% to 80% is not satisfied
FILE = gtl-plus.ibs
MODEL = io_buf

```

In this example, voltage changes from 0.3354 V to 3.3 V on the rising edge, as calculated from I/V curves. 60% of this range is 1.78 V. The IBIS file gives 1.59 V. Simulation issues warnings, assumes that the derivative for the ramp is specified in the IBIS file, and the voltage range as calculated from I/V curves.

References

The official IBIS Open Forum web site is located at:

<http://www.eia.org/EIG/IBIS/ibis.htm>

This site contains articles introducing IBIS, text of the IBIS standard, examples of IBIS files, and tools such as the golden parser. The site also links to other web sites devoted to IBIS.

Other web and ftp sites that have information about IBIS are:

<http://www.eda.org/pub/ibis/>

<http://www.vhdl.org/pub/ibis/>

<ftp://ftp.eda.org/pub/ibis/>

<ftp://ftp.vhdl.org/pub/ibis/>



Chapter 8

Introducing MOSFETs

A MOSFET is defined by the MOSFET model and element parameters, and two submodels selected by the CAPOP and ACM model parameters.

- The CAPOP model parameter specifies the model for the MOSFET gate capacitances.
- The ACM (Area Calculation Method) parameter selects the type of diode model to be used for the MOSFET bulk diodes.

Each of these submodels has associated parameters that define the characteristics of the gate capacitances and bulk diodes.

MOSFET models are either p-channel or n-channel models; they are classified according to level such as LEVEL 1 or LEVEL 50.

This chapter covers the design model and simulation aspects of MOSFET models, parameters of each model level, and associated equations. MOSFET diode and MOSFET capacitor model parameters and equations are also described.

For information about individual models and their parameters, see [Chapter 9, “Selecting MOSFET Models: Level 1-40”](#) and [Chapter 10, “Selecting MOSFET Models: Level 47-63”](#).

This chapter describes:

- Understanding MOSFET Models
- Selecting Models
- General MOSFET Model Statement
- Nonplanar and Planar Technologies
- MOSFET Equivalent Circuits
- MOSFET Diode Models
- MOS Diode Equations
- Common Threshold Voltage Equations
- MOSFET Impact Ionization
- MOS Gate Capacitance Models
- Noise Models
- Temperature Parameters and Equations

Understanding MOSFET Models

The selection of the MOSFET model type for use in analysis usually depends on the electrical parameters critical to the application. LEVEL 1 models are most often used for simulation of large digital circuits where detailed analog models are not needed. LEVEL 1 models offer low simulation time and a relatively high level of accuracy with regard to timing calculations. When precision is required, as for analog data acquisition circuitry, use the more detailed models, such as the LEVEL 6 IDS model or one of the BSIM models (LEVEL 13, 39, or 49).

For precision modeling of integrated circuits, the BSIM models consider the variation of model parameters as a function of sensitivity of the geometric parameters. The BSIM models also reference a MOS charge conservation model for precision modeling of MOS capacitor effects.

Use the SOSFET model (LEVEL 27) to model silicon-on-sapphire MOS devices. You can include photocurrent effects at this level.

Use LEVELs 5 and LEVEL 38 for depletion MOS devices.

LEVEL 2 models consider bulk charge effects on current. LEVEL 3 models require less simulation time and provides as much accuracy as LEVEL 2 and have a greater tendency to converge. LEVEL 6 models are compatible with models originally developed with ASPEC. Use LEVEL 6 models to model ion-implanted devices.

Selecting Models

A MOS transistor is described by use of an element statement and a .MODEL statement.

The element statement defines the connectivity of the transistor and references the .MODEL statement. The .MODEL statement specifies either an n- or p-channel device, the level of the model, and a number of user-selectable model parameters.

Example

The following example specifies a PMOS MOSFET with a model reference name, PCH. The transistor is modeled using the LEVEL 13 BSIM model. The parameters are selected from the model parameter lists in this chapter.

```
M3 3 2 1 0 PCH <parameters>
.MODEL PCH PMOS LEVEL=13 <parameters>
```

Selecting MOSFET Model LEVELs

MOSFET models consist of client private and public models selected by the parameter .MODEL statement LEVEL parameter. Avant! constantly adds new models to the True-Hspice device models.

Not all MOSFET models are available in the PC version. The following table shows what is available for PC users. Models listed are either on all platforms, including PC, as indicated in the third column, or they are available on all platforms *except* the PC, as indicated in the last column.

Level	MOSFET Model Description	All Platforms including PC	All Platforms except PC
1	Schichman-Hodges model	X	
2	MOS2 Grove-Frohmman model (SPICE 2G)	X	
3	MOS3 empirical model (SPICE 2G)	X	
4	Grove-Frohmman: LEVEL 2 model derived from SPICE 2E.3	X	

Level	MOSFET Model Description	All Platforms including PC	All Platforms except PC
5	AMI-ASPEC depletion and enhancement (Taylor-Huang)	X	
6	Lattin-Jenkins-Grove (ASPEC style parasitics)	X	
7	Lattin-Jenkins-Grove (SPICE style parasitics)	X	
8	advanced LEVEL 2 model	X	
9 **	AMD		X
10 **	AMD		X
11	Fluke-Mosaid model		X
12 **	CASMOS model (GTE style)		X
13	BSIM model	X	
14 **	Siemens LEVEL=4		X
15	user-defined model based on LEVEL 3		X
16	not used	—	—
17	Cypress model		X
18 **	Sierra 1		X
19 ***	Dallas Semiconductor model		X
20 **	GE-CRD FRANZ		X
21 **	STC-ITT		X
22 **	CASMOS (GEC style)		X
23	Siliconix		X
24 **	GE-Intersil advanced		X
25 **	CASMOS (Rutherford)		X
26 **	Sierra 2		X

Level	MOSFET Model Description	All Platforms including PC	All Platforms except PC
27	SOSFET		X
28	BSIM derivative; Avant! proprietary model	X	
29 ***	not used	—	—
30 ***	VTI		X
31***	Motorola		X
32 ***	AMD		X
33 ***	National Semiconductor		X
34*	(EPFL) not used		X
35 **	Siemens		X
36 ***	Sharp		X
37 ***	TI		X
38	IDS: Cypress depletion model		X
39	BSIM2	X	
41	TI Analog	X	
46 ***	SGS-Thomson MOS LEVEL 3		X
47	BSIM3 Version 2.0		X
49	BSIM3 Version 3 (Enhanced)	X	
50	Philips MOS9	X	
53	BSIM3 Version 3 (Berkeley)	X	
54	UC Berkeley BSIM4 Model	X	
55	EPFL-EKV Model Ver 2.6, R 11	X	
57	UC Berkeley BSIM3-SOI MOSFET Model Ver 2.0.1	X	

Level	MOSFET Model Description	All Platforms including PC	All Platforms except PC
58	University of Florida SOI Model Ver 4.5 (Beta-98.4)	X	
59	UC Berkeley BSIM3-501 FD Model	X	
61	RPI a-Si TFT Model	X	
62	RPI Poli-Si TFT Model	X	
* not officially released ** equations are proprietary – documentation not provided *** requires a license and equations are proprietary – documentation not provided			

Selecting MOSFET Capacitors

The MOSFET capacitance model parameter, CAPOP, is associated with the MOS model. Depending on the value of CAPOP, different capacitor models are used to model the MOS gate capacitance, that is, the gate-to-drain capacitance, the gate-to-source capacitance, and the gate-to-bulk capacitance. CAPOP allows for the selection of several versions of the Meyer and charge conservation model.

Some of the capacitor models are tied to specific DC models; they are stated as such. Others are for general use by any DC model.

CAPOP=0	SPICE original Meyer model (general)
CAPOP=1	Modified Meyer model (general)
CAPOP=2	Parameterized modified Meyer model (general default)
CAPOP=3	Parameterized Modified Meyer model with Simpson integration (general)
CAPOP=4	Charge conservation model (analytic), LEVELs 2, 3, 6, 7, 13, 28, and 39 only

CAPOP=5	No capacitor model
CAPOP=6	AMI capacitor model (LEVEL 5)
CAPOP=9	Charge conservation model (LEVEL 3)
CAPOP=13	Generic BSIM model (Default for 13, 28, 39)
CAPOP=11	Ward-Dutton model specialized (LEVEL 2)
CAPOP=12	Ward-Dutton model specialized (LEVEL 3)
CAPOP=39	BSIM2 Capacitance Model (LEVEL 39)

CAPOP=4 selects the recommended charge-conserving model (from among CAPOP=11, 12, or 13) for the given DC model.

Table 8-1: CAPOP=4 Selections

MOS Level	Default CAPOP	CAPOP=4 selects:
2	2	11
3	2	12
13, 28, 39	13	13
others	2	11

LEVELs 49 and 53 use the Berkeley capacitance-model parameter CAPMOD. The proprietary models, as well as LEVELs 5, 17, 21, 22, 25, 27, 31, 33, 49, 53, 55, and 58 have their own built-in capacitance routines.

Selecting MOS Diodes

The model parameter ACM (Area Calculation Method), which controls the geometry of the source and drain diffusions, selects the modeling of the bulk-to-source and bulk-to-drain diodes of the MOSFET model. The diode model includes the diffusion resistance, capacitance, and DC currents to the substrate.

ACM=0	SPICE model, parameters determined by element areas
ACM=1	ASPEC model, parameters function of element width
ACM=2	Avant! model, combination of ACM=0,1 and provisions for lightly doped drain technology
ACM=3	Extension of ACM=2 model that deals with stacked devices (shared source/drains) and source/drain periphery capacitance along gate edge.

Searching Models as Function of W, L

Model parameters are often the same for MOSFETs having width and length dimensions within specific ranges. To take advantage of this, create a MOSFET model for a specific range of width and length. These MOSFET model parameters help the simulator to select the appropriate model for the given width and length.

The automatic model selection program searches a data file for a MOSFET model with the width and length range specified in the MOSFET element statement. This model statement is then used in the simulation.

To search a data file for MOSFET models within a given range of width and length, provide a root extension for the model reference name (in the .MODEL statement). Also, use the model geometric range parameters LMIN, LMAX, WMIN, and WMAX. These model parameters give the range of the physical length and width dimensions to which the MOSFET model applies. For example, if the model reference name in the element statement is NCH, the model selection program examines the models with the same root model reference name NCH such as NCH.1, NCH.2 or NCH.A. The model selection program selects the first MOSFET model statement whose geometric range

parameters include the width and length specified in the associated MOSFET element statement.

The following example shows how to call the MOSFET model selection program from a data file. The model selector program examines the .MODEL statements that have the model reference names with root extensions NCHAN.2, NCHAN.3, NCHY.20, and NCHY.50.

Example

```
*FILE: SELECTOR.SP TEST OF MOS MODEL SELECTOR
.OPTION LIST WL SCALE=1U SCALM=1U NOMOD
.OP
V1 1 0 5
V2 2 0 4
V3 3 0 1
V4 4 0 -1
M1 1 2 3 4 NCHAN 10 2
M2 1 2 3 4 NCHAN 10 3
M3 1 2 3 4 NCH 10 4
M4 1 2 3 4 NCHX 10 5
M5 1 2 3 4 NCHY 20 5
M6 1 2 3 4 NCHY 50 5
$$$$$$ FOR CHANNEL LENGTH SELECTION
.MODEL NCHAN.2 NMOS LEVEL=2 VTO=2.0 UO=800 TOX=500 NSUB=1E15
+   RD=10 RS=10 CAPOP=5
+   LMIN=1 LMAX=2.5 WMIN=2 WMAX=15
.MODEL NCHAN.3 NMOS LEVEL=2 VTO=2.2 UO=800 TOX=500 NSUB=1E15
+   RD=10 RS=10 CAPOP=5
+   LMIN=2.5 LMAX=3.5 WMIN=2 WMAX=15
$$$$$$ NO SELECTION FOR CHANNEL LENGTH AND WIDTH
.MODEL NCH NMOS LEVEL=2 VTO=2.3 UO=800 TOX=500 NSUB=1E15
+   RD=10 RS=10 CAPOP=5
$+   LMIN=3.5 LMAX=4.5 WMIN=2 WMAX=15
.MODEL NCHX NMOS LEVEL=2 VTO=2.4 UO=800 TOX=500 NSUB=1E15
+   RD=10 RS=10 CAPOP=5
$+   LMIN=4.5 LMAX=100 WMIN=2 WMAX=15
$$$$$$ FOR CHANNEL WIDTH SELECTION
.MODEL NCHY.20 NMOS LEVEL=2 VTO=2.5 UO=800 TOX=500 NSUB=1E15
+   RD=10 RS=10 CAPOP=5
+   LMIN=4.5 LMAX=100 WMIN=15 WMAX=30
.MODEL NCHY.50 NMOS LEVEL=2 VTO=2.5 UO=800 TOX=500 NSUB=1E15
+   RD=10 RS=10 CAPOP=5
```

```
+      LMIN=4.5 LMAX=100 WMIN=30 WMAX=500
.END
```

Setting MOSFET Control Options

Specific control options (set in the .OPTIONS statement) used for MOSFET models include the following. For flag-type options, 0 is unset (off) and 1 is set (on).

ASPEC	This option uses ASPEC MOSFET model defaults and set units. Default=0.
BYPASS	This option avoids recomputation of nonlinear functions that do not change with iterations. Default=1.
MBYPAS	BYPASS tolerance multiplier. Default=1.
DEFAD	Default drain diode area. Default=0.
DEFAS	Default source diode area. Default=0.
DEFL	Default channel length. Default= $1e^{-4}$ m.
DEFW	Default channel width. Default= $1e^{-4}$ m.
DEFNRD	Default number of squares for drain resistor. Default=0.
DEFNRS	Default number of squares for source resistor. Default=0.
DEFPD	Default drain diode periphery. Default=0.
DEFPS	Default source diode periphery. Default=0.
GMIN	Pn junction parallel transient conductance. Default= $1e^{-12}$ mho.
GMINDC	Pn junction parallel DC conductance. Default= $1e^{-12}$ mho.
SCALE	Element scaling factor. Default=1.
SCALM	Model scaling factor. Default=1.

WL This option changes the order of specifying MOS element VSIZE from the default order, length-width, to width-length. Default=0.

Override the defaults DEFAD, DEFAS, DEFL, DEFNRD, DEFNRS, DEFPD, DEFPS, and DEFW in the MOSFET element statement by specifying AD, AS, L, NRD, NRS, PD, PS, and W, respectively.

Scaling Units

Units are controlled by the options SCALE and SCALM. SCALE scales element statement parameters, and SCALM scales model statement parameters. SCALM also affects the MOSFET gate capacitance and diode model parameters. In this chapter, scaling applies only to those parameters specified as scaled. If SCALM is specified as a parameter in a .MODEL statement, it overrides the option SCALM. In this way, models using different values of SCALM can be used in the same simulation. MOSFET parameter scaling follows the same rules as for other model parameters, for example:

Table 8-2: Model Parameter Scaling

Parameter Units	Parameter Value
meter	multiplied by SCALM
meter ²	multiplied by SCALM ²
meter ⁻¹	divided by SCALM
meter ⁻²	divided by SCALM ²

Override global model size scaling for individual MOSFET, diode, and BJT models that uses the .OPTION SCALM=<val> statement by including SCALM=<val> in the .MODEL statement. .OPTION SCALM=<val> applies globally for JFETs, resistors, transmission lines, and all models other than MOSFET, diode, and BJT models, and cannot be overridden in the model.

Scaling for LEVEL 25 and 33

When using the proprietary LEVEL 25 (Rutherford CASMOS) or LEVEL 33 (National) models, the SCALE and SCALM options are automatically set to 1e-6. If you use these models together with other scalable models, however, set the options, SCALE=1e-6 and SCALM=1e-6, explicitly.

Bypassing Latent Devices

Use the BYPASS (latency) option to decrease simulation time in large designs. It speeds simulation time by not recalculating currents, capacitances, and conductances if the voltages at the terminal device nodes have not changed. The BYPASS option applies to MOSFETs, MESFETs, JFETs, BJTs, and diodes. Use .OPTION BYPASS to set BYPASS.

BYPASS can result in a reduction in accuracy of the simulation for tightly coupled circuits such as op-amps, high gain ring oscillators, and so on.

Use .OPTION MBYPAS to set MBYPAS to a smaller value to improve the accuracy of the results.

General MOSFET Model Statement

Following is the syntax for all model specifications. All related parameter levels are covered in their respective sections.

Syntax

```
.MODEL mname [PMOS | NMOS] (<LEVEL=val> <keyname1=val1>
+ <keyname2=val2>...) <VERSION=version_number>
```

or

```
.MODEL mname NMOS(<LEVEL = val> <keyname1 = val1>
+ <keyname2=val2>...) <VERSION=version_number> ...)
```

<i>mname</i>	Model name. Elements refer to the model by this name.
<i>PMOS</i>	Identifies a p-channel MOSFET model
<i>NMOS</i>	Identifies an n-channel MOSFET model
<i>LEVEL</i>	The MOSFET model includes several device model types. Use the LEVEL parameter for selection. Default=1.0.
<i>VERSION</i>	This parameter specifies the version number of the model, for LEVEL=13 BSIM and LEVEL=39 BSIM2 models only. See the .MODEL statement description for information about the effects of the VERSION parameter.

Example

```
.MODEL MODP PMOS LEVEL=7 VTO=-3.25 GAMMA=1.0)
.MODEL MODN NMOS LEVEL=2 VTO=1.85 TOX=735e-10)
.MODEL MODN NMOS LEVEL=39 TOX=2.0e-02 TEMP=2.5e+01
VERSION=95.1
```

Nonplanar and Planar Technologies

Two MOSFET fabrication technologies have dominated integrated circuit design: nonplanar and planar technologies. Nonplanar technology uses metal gates. The simplicity of the process generally provides acceptable yields. The primary problem with metal gates is metal breakage across the field oxide steps. Field oxide is grown by oxidizing the silicon surface. When the surface is cut, it forms a sharp edge. Since metal must be affixed to these edges in order to contact the diffusion or make a gate, it is necessary to apply thicker metal to compensate for the sharp edges. This metal tends to gather in the cuts, making etching difficult. The inability to accurately control the metal width necessitates very conservative design rules and results in low transistor gains.


In planar technology, the oxide edges are smooth, with a minimal variance in metal thickness. Shifting to nitride was accomplished by using polysilicon gates. Adding a chemical reactor to the MOS fabrication process enables not only the deposition of silicon nitride, but also that of silicon oxide and polysilicon. The ion implanter is the key element in this processing, using implanters with beam currents greater than 10 milliamperes.

Because implanters define threshold voltages and “diffusions” as well as field thresholds, processes require a minimum number of high temperature oven steps. This enables low temperature processing and maskless pattern generation. The new wave processes are more similar to the older nonplanar metal gate technologies.

Using Field Effect Transistors


The metal gate MOSFET is nonisoplanar as shown in Figure 8-1 and Figure 8-2.

Figure 8-1: Field Effect Transistor



Looking at the actual geometry, from source-to-drain, Figure 8-2 shows a perspective of the nonisoplanar MOSFET.

Figure 8-2: Field Effect Transistor Geometry



1 - 4	Drawn metal gate channel length
2 - 3	Drawn oxide cut
7 - 8	Effective channel length
6 - 9	Etched channel length
8 - 9	Lateral diffusion
5	Drawn diffusion edge
11	Actual diffusion edge

To visualize the construction of the silicon gate MOSFET, observe how a source or drain to field cuts (Figure 8-3.) The cut A-B shows a drain contact (Figure 8-4).

Figure 8-3: Isoplanar Silicon Gate Transistor






Figure 8-4: Isoplanar MOSFET Construction, Part A

- 1 - 2 Diffusion drawn dimension for nitride
- 4 - 7 Nitride layer width after etch
- 3 - 1 Periphery of the diode

The cut from the source to the drain is represented by C - D (Figure 8-5), which includes the contacts.


Figure 8-5: Isoplanar MOSFET Construction, Part B

- 7 - 8 Drawn channel length L
- 2 - 5 Actual poly width after etching $L + XL$ where $XL < 0$
- 3 - 4 Effective channel length after diffusion $L + XL - LD$
- 4 - 5 Lateral diffusion LD
- 9 - 10 Diffusion periphery for diode calculations
- 5-6 Gate edge to center contact for $ACM=1$ and $ACM=2$ calculations

The planar process produces parasitic capacitances at the poly to field edges of the device. The cut along the width of the device demonstrates the importance of these parasitics (Figure 8-6).

The encroachment of the field implant into the channel not only narrows the channel width, but also increases the gate to bulk parasitic capacitance.

Figure 8-6: Isoplanar MOSFET, Width Cut



- 1 - 2 Drawn width of the gate W
- 3 - 4 Depleted or accumulated channel (parameter WD)
- 4 - 5 Effective channel width $W + XW - 2 WD$
- 3 - 6 Physical channel width $W + XW$

MOSFET Equivalent Circuits

Equation Variables

This section lists the equation variables and constants.

Table 8-3: Equation Variables and Constants

Variable/ Quantity	Definition
cbd	Bulk-to-drain capacitance
cbs	Bulk-to-source capacitance
cbg	Gate-to-bulk capacitance
cgd	Gate-to-drain capacitance
cgs	Gate-to-source capacitance
f	Frequency
gbd	Bulk-to-drain dynamic conductance
gbs	Bulk-to source dynamic conductance
gds	Drain-to-source dynamic conductance controlled by vds
gdb	Drain-to bulk impact ionization conductance
gm	Drain-to-source dynamic transconductance controlled by vgs
gmbs	Drain-to-source dynamic bulk transconductance controlled by vsb
ibd	Bulk-to-drain DC current
ibs	Bulk-to-source DC current
ids	Drain-to-source DC current


Table 8-3: Equation Variables and Constants

Variable/ Quantity	Definition
idb	Drain-to-bulk impact ionization current
ind	Drain-to-source equivalent noise circuit
inrd	Drain resistor equivalent noise circuit
inrs	Source resistor equivalent noise circuit
rd	Drain resistance
rs	Source resistance
vsb	Source-to-bulk voltage
vds	Drain-to-source voltage
vgs	Gate-to-source voltage
Δt	$t - t_{nom}$
ϵ_{si}	1.0359e-10F/m dielectric constant of silicon
k	1.38062e-23 (Boltzmann's constant)
q	1.60212e-19 (electron charge)
t	New temperature of model or element in °K
tnom	$tnom = TNOM + 273.15$. This variable represents the nominal temperature of parameter measurements in °K (user input in °C).
vt	$k \cdot t/q$
vt(tnom)	$k \cdot tnom/q$

Using the MOSFET Current Convention

Figure 8-7 shows the assumed direction of current flow through a MOS transistor. When printing the drain current, use either $I(M1)$ or $I1(M1)$ syntax. $I2$ produces the gate current, $I3$ produces the source current, and $I4$ produces the substrate current. References to bulk are the same as references to the substrate.

Figure 8-7: MOSFET Current Convention, N-channel



Using MOSFET Equivalent Circuits

Simulators use three equivalent circuits to analyze MOSFETs:

- DC
- Transient,
- AC and noise-equivalent circuits.

The components of these circuits form the basis for all element and model equation discussion. The equivalent circuit for DC sweep is the same as the one used for transient analysis, except capacitances are not included. Figures 8-8 through Figure 8-10 display the MOSFET equivalent circuits.

The fundamental component in the equivalent circuit is the DC drain-to-source current (i_{ds}). For the noise and AC analyses, the actual i_{ds} current is not used. Instead, the model uses the partial derivatives of i_{ds} with respect to the terminal voltages v_{gs} , v_{ds} , and v_{bs} . The names for these partial derivatives are as follows.

Transconductance

$$g_m = \frac{\partial(i_{ds})}{\partial(v_{gs})}$$

Conductance

$$g_{ds} = \frac{\partial(i_{ds})}{\partial(v_{ds})}$$

Bulk Transconductance

$$\text{gmbs} = \frac{\partial(\text{ids})}{\partial(\text{vbs})}$$

The ids equation describes the basic DC effects of the MOSFET. The effects of gate capacitance and of source and drain diodes are considered separately from the DC ids equations. In addition, the impact ionization equations are treated separately from the DC ids equation, even though its effects are added to ids.

Figure 8-8: Equivalent Circuit, MOSFET Transient Analysis




Figure 8-9: Equivalent Circuit, MOSFET AC Analysis





Figure 8-10: Equivalent Circuit, MOSFET AC Noise Analysis

MOSFET Diode Models

The Area Calculation Method (ACM) parameter allows for the precise control of modeling bulk-to-source and bulk-to-drain diodes within MOSFET models. The ACM model parameter is used to select one of three different modeling schemes for the MOSFET bulk diodes. This section discusses the model parameters and model equations used for the different MOSFET diode models.

Selecting MOSFET Diode Models

To select a MOSFET diode model, set the ACM parameter within the MOSFET model statements. If ACM=0, the pn bulk junctions of the MOSFET are modeled in the SPICE-style. The ACM=1 diode model is the original ASPEC model. The ACM=2 model parameter specifies the improved diode model, which is based on a model similar to the ASPEC MOSFET diode model. The ACM=3 diode model is a further improvement that deals with capacitances of shared sources and drains and gate edge source/drain-to-bulk periphery capacitance. If the ACM model parameter is not set, the diode model defaults to the ACM=0 model. ACM=0 and ACM=1 models do not permit the specification of HDIF. ACM=0 does not permit specification of LDIF. Furthermore, the geometric element parameters AD, AS, PD, and PS are not used for the ACM=1 model.

Enhancing Convergence

The GMIN and GMINDC options parallel a conductance across the bulk diodes and drain-source for transient and DC analysis, respectively. Use these options to enhance the convergence properties of the diode model, especially when the model has a high off resistance. Use the parameters RSH, RS, and RD to keep the diode from being overdriven in either a DC or transient forward bias condition. These parameters also enhance the convergence properties of the diode model.

Using MOSFET Diode Model Parameters

This section describes the diode model parameters for MOSFET.

DC Model Parameters

Name (Alias)	Units	Default	Description
ACM		0	Area calculation method
JS	amp/m ²	0	Bulk junction saturation current $JS_{scaled} = JS/SCALM^2$ – for ACM=1, unit is amp/m and $JS_{scaled} = JS/SCALM$.
JSW	amp/m	0	Sidewall bulk junction saturation current $JSW_{scaled} = JSW/SCALM$.
IS	amp	1e-14	Bulk junction saturation current. For the option ASPEC=1, default=0.
N		1	Emission coefficient
NDS		1	Reverse bias slope coefficient
VNDS	V	-1	Reverse diode current transition point

Using Capacitance Model Parameters

Name (Alias)	Units	Default	Description
CBD	F	0	Zero bias bulk-drain junction capacitance. Used only when CJ and CJSW are 0.
CBS	F	0	Zero bias bulk-source junction capacitance. Used only when CJ and CJSW are 0.

Name (Alias)	Units	Default	Description
CJ (CDB, CSB, CJA)	F/m ²	579.11 μF/m ²	Zero-bias bulk junction capacitance: CJscaled = CJ/SCALM ² For ACM=1 the unit is F/m and CJscaled = CJ/SCALM Default for option ASPEC=0 is: $CJ = \left(\frac{\epsilon_{si} \cdot q \cdot NSUB}{2 \cdot PB} \right)^{1/2}$
CJSW (CJP)	F/m	0	Zero-bias sidewall bulk junction capacitance CJSWscaled = CJSW/SCALM Default = 0
CJGATE	F/m	CSJW	Zero-bias gate-edge sidewall bulk junction capacitance (ACM=3 only) CJGATEscaled=CJGATE/SCALM Default = CJSW for Hspice releases later than H9007D. Default = 0 for HSPICE releases H9007D and earlier, or if CJSW is not specified.
FC		0.5	Forward-bias depletion capacitance coefficient (not used)
MJ (EXA, EXJ, EXS, EXD)		0.5	Bulk junction grading coefficient
MJSW (EXP)		0.33	Bulk sidewall junction grading coefficient
NSUB (DNB, NB)	1/cm ³	1.0e15	Substrate doping

Name (Alias)	Units	Default	Description
PB (PHA, PHS, PHD)	V	0.8	Bulk junction contact potential
PHP	V	PB	Bulk sidewall junction contact potential
TT	s	0	Transit time

Using Drain and Source Resistance Model Parameters

Name (Alias)	Units	Default	Description
RD	ohm/ sq	0.0	Drain ohmic resistance. This parameter is usually lightly doped regions' sheet resistance for ACM 1.
RDC	ohm	0.0	Additional drain resistance due to contact resistance
LRD	ohm/ m	0	Drain resistance length sensitivity. Use this parameter with automatic model selection in conjunction with WRD and PRD to factor model for device size.
WRD	ohm/ m	0	Drain resistance length sensitivity (used with LRD)
PRD	ohm/ m ²	0	Drain resistance product (area) sensitivity (used with LRD)
RS	ohm/ sq	0.0	Source ohmic resistance. This parameter is usually lightly doped regions' sheet resistance for ACM 1.

Name (Alias)	Units	Default	Description
LRS	ohm/ m	0	Source resistance length sensitivity. Use this parameter with automatic model selection in conjunction with WRS and PRS to factor model for device size.
WRS	ohm/ m	0	Source resistance width sensitivity (used with LRS)
PRS	ohm/ m ²	0	Source resistance product (area) sensitivity (used with LRS)
RSC	ohm	0.0	Additional source resistance due to contact resistance
RSH (RL)	ohm/ sq	0.0	Drain and source diffusion sheet resistance

Using MOS Geometry Model Parameters


Name (Alias)	Units	Default	Description
HDIF	m	0	Length of heavily doped diffusion, from contact to lightly doped region (ACM=2, 3 only) HDIFwscaled = HDIF · SCALM

Name (Alias)	Units	Default	Description
LD (DLAT,LAT D)	m		<p>Lateral diffusion into channel from source and drain diffusion.</p> <p>If LD and XJ are unspecified, LD default=0.0.</p> <p>When LD is unspecified, but XJ is specified, LD is calculated from XJ. LD default=0.75 · XJ.</p> <p>For LEVEL 4 only, lateral diffusion is derived from LD · XJ.</p> <p>LDscaled = LD · SCALM</p>
LDIF	m	0	<p>Length of lightly doped diffusion adjacent to gate (ACM=1, 2)</p> <p>LDIFscaled = LDIF · SCALM</p>
WMLT		1	Width diffusion layer shrink reduction factor
XJ	m	0	<p>Metallurgical junction depth</p> <p>XJscaled = XJ · SCALM</p>
XW (WDEL, DW)	m	0	<p>Accounts for masking and etching effects</p> <p>XWscaled = XW · SCALM</p>

Using an ACM=0 MOS Diode

Figure 8-11 shows the parameter value settings for a MOSFET diode, designed with a MOSFET that has a channel length of $3\text{ }\mu\text{m}$ and a channel width of $10\text{ }\mu\text{m}$.

Figure 8-11: ACM=0 MOS Diode



Example

Consider a transistor with:

$$L_D = .5\text{ }\mu\text{m} \quad W = 10\text{ }\mu\text{m} \quad L = 3\text{ }\mu\text{m}$$

AD	area of drain (about 80 pm^2)
AS	area of source (about 80 pm^2)
CJ	$4\text{e-}4\text{ F/m}^2$
CJSW	$1\text{e-}10\text{ F/m}$
JS	$1\text{e-}8\text{ A/m}^2$
JSW	$1\text{e-}13\text{ A/m}$
NRD	number of squares for drain resistance
NRS	number of squares for source resistance
PD	sidewall of drain (about $36\text{ }\mu\text{m}$)
PS	sidewall of source (about $36\text{ }\mu\text{m}$)

Calculating Effective Areas and Peripheries

For ACM=0, the effective areas and peripheries are calculated as:

$$A_{Deff} = M \cdot A_D \cdot WMLT^2 \cdot SCALE^2$$

$$A_{Seff} = M \cdot A_S \cdot WMLT^2 \cdot SCALE^2$$

$$P_{Deff} = M \cdot P_D \cdot WMLT \cdot SCALE$$

$$P_{Seff} = M \cdot P_S \cdot WMLT \cdot SCALE$$

Calculating Effective Saturation Current

For ACM=0, the MOS diode effective saturation currents are calculated as:

Source Diode Saturation Current

Define:

$$val = JS_{scaled} \cdot A_{Seff} + JSW_{scaled} \cdot P_{Seff}$$

If $val > 0$ then,

$$isbs = val$$

Otherwise,

$$isbd = M \cdot IS$$

Drain Diode Saturation Current

Define:

$$val = JS_{scaled} \cdot A_{Deff} + JSW_{scaled} \cdot P_{Deff}$$

If $val > 0$ then,

$$isbd = val$$

Otherwise,

$$isbd = M \cdot IS$$

Calculating Effective Drain and Source Resistances

For ACM=0, the effective drain and source resistances are calculated as:

Source Resistance

Define:

$$\text{val} = \text{NRS} \cdot \text{RSH}$$

If $\text{val} > 0$ then,

$$\text{RSeff} = \frac{\text{val} + \text{RSC}}{\text{M}}$$

Otherwise:

$$\text{RSeff} = \frac{\text{RS} + \text{RSC}}{\text{M}}$$

Drain Resistance

Define:

$$\text{val} = \text{NRD} \cdot \text{RSH}$$

If $\text{val} > 0$ then,

$$\text{RDeff} = \frac{\text{val} + \text{RDC}}{\text{M}}$$


Otherwise:

$$\text{RDeff} = \frac{\text{RD} + \text{RDC}}{\text{M}}$$

Using an ACM=1 MOS Diode

Simulation uses ASPEC-style diodes when you specify the ACM=1 model parameter. The AD, PD, AS, and PS parameters are not used, and the JS and CJ units differ from the SPICE style diodes (ACM=0).

Figure 8-12: ACM=1 MOS Diode



Example

The listings below are typical parameter value settings for a transistor with: LD=0.5 μm W=10 μm L=3 μm LDIF=0.5 μm

<i>CJ</i>	1e-10 F/m of gate width
	Note the change from F/m ² (in ACM=0) to F/m.
<i>CJSW</i>	2e-10 F/m of gate width
<i>JS</i>	1e-14 A/m of gate width
	Note the change from A/m ² (in ACM=0) to A/m
<i>JSW</i>	1e-13 A/m of gate width
<i>NRD</i>	number of squares for drain resistance
<i>NRS</i>	number of squares for source resistance

Calculating Effective Areas and Peripheries

For ACM=1, the effective areas and peripheries are calculated as follows:

$$A_{Deff} = W_{eff} \cdot W_{MLT}$$

$$A_{Seff} = W_{eff} \cdot W_{MLT}$$

$$P_{Dff} = W_{eff}$$

$$P_{Seff} = W_{eff}$$

where:

$$W_{eff} = M \cdot (W_{scaled} \cdot W_{MLT} + XW_{scaled})$$

Note: The W_{eff} is not quite the same as the w_{eff} given in the models LEVEL 1, 2, 3, 6, and 13 sections. The term $2 \cdot W_{Dscaled}$ is not subtracted.

Calculating Effective Saturation Current

For ACM=1, the MOS diode effective saturation currents are calculated as follows:

Source Diode Saturation Current

Define:

$$val = J_{Sscaled} \cdot A_{Seff} + J_{SWscaled} \cdot P_{Seff}$$

If $val > 0$ then,

$$isbs = val$$

Otherwise:

$$isbs = M \cdot IS$$

Drain Diode Saturation Current

Define:

$$\text{val} = \text{JSscaled} \cdot \text{ADeff} + \text{JSWscaled} \cdot \text{PDeff}$$

If $\text{val} > 0$ then,

$$\text{isbd} = \text{val}$$

Otherwise,

$$\text{isbd} = \text{M} \cdot \text{IS}$$

Calculating Effective Drain and Source Resistances

For ACM=1, the effective drain and source resistances are calculated as follows:

Source Resistance

For UPDATE=0,

$$\text{RSeff} = \frac{\text{LDscaled} + \text{LDIFscaled}}{\text{Weff}} \cdot \text{RS} + \frac{\text{NRS} \cdot \text{RSH} + \text{RSC}}{\text{M}}$$

If $\text{UPDATE} \geq 1$ and $\text{LDIF}=0$ and the ASPEC option is also specified then:

$$\text{RSeff} = \frac{1}{\text{M}} \cdot (\text{RS} + \text{NRS} \cdot \text{RSH} + \text{RSC})$$

Drain Resistance

For UPDATE=0:

$$\text{RDeff} = \frac{\text{LDscaled} + \text{LDIFscaled}}{\text{Weff}} \cdot \text{RD} + \frac{\text{NRD} \cdot \text{RSH} + \text{RDC}}{\text{M}}$$

If $\text{UPDATE} \geq 1$ and $\text{LDIF}=0$ and the ASPEC option is also specified then:

$$\text{RDeff} = \frac{1}{\text{M}} \cdot (\text{RD} + \text{NRD} \cdot \text{RSH} + \text{RDC})$$

Note: See LEVELs 6 and 7 for more possibilities.

Using an ACM=2 MOS Diode


Simulation uses HSPICE style MOS diodes when you specify the ACM=2 model parameter. This allows a fold-back calculation scheme similar to the ASPEC method, retaining full model-parameter compatibility with the SPICE procedure. This method also supports both lightly and heavily doped diffusions (by setting the LD, LDIF, and HDIF parameters). The JS, JSW, CJ, and CJSW units, used in SPICE are preserved, permitting full compatibility.

ACM=2 automatically generates more reasonable diode parameter values than those for ACM=1. The ACM=2 geometry can be generated one of two ways:

- Element parameters: AD, AS, PD, and PS can be used for parasitic generation when specified in the element statement. Default options values for these parameters are not applicable.
- If the diode is to be suppressed, set IS=0, AD=0, and AS=0.

The source diode is suppressed if AS=0 is set in the element and IS=0 is set in the model. This setting is useful for shared contacts.

Figure 8-13: ACM=2 MOS Diode



Example

Transistor with $LD=0.07\mu\text{m}$ $W=10\mu\text{m}$ $L=2\mu\text{m}$ $LDIF=1\mu\text{m}$ $HDIF=4\mu\text{m}$, typical MOSFET diode parameter values are:

<i>AD</i>	Area of drain. Default option value for AD is not applicable.
<i>AS</i>	Area of source. Default option value for AS is not applicable.
<i>CJ</i>	$1\text{e-}4\text{ F/m}^2$
<i>CJSW</i>	$1\text{e-}10\text{ F/m}$
<i>JS</i>	$1\text{e-}4\text{ A/m}^2$
<i>JSW</i>	$1\text{e-}10\text{ A/m}$
<i>HDIF</i>	Length of heavy doped diffusion contact to gate (about $2\mu\text{m}$)
	$HDIF_{\text{eff}}=HDIF \cdot WMLT \cdot SCALM$
<i>LDIF+LD</i>	Length of lightly doped diffusion (about $0.4\mu\text{m}$)
<i>NRD</i>	Number of squares drain resistance. Default option value for NRD is not applicable.
<i>NRS</i>	Number of squares source resistance. Default option value for NRS is not applicable.
<i>PD</i>	Periphery of drain, including gate width for ACM=2. No default.
<i>PS</i>	Periphery of source, including gate width for ACM=2. No default.
<i>RD</i>	Resistance (ohm/square) of lightly doped drain diffusion (about 2000)
<i>RS</i>	Resistance (ohm/square) of lightly doped source diffusion (about 2000)
<i>RSH</i>	Diffusion sheet resistance (about 35)

Calculating Effective Areas and Peripheries

For ACM=2, the effective areas and peripheries are calculated as:

If AD is not specified then,

$$A_{Deff} = 2 \cdot HDIF_{eff} \cdot W_{eff}$$

Otherwise,

$$A_{Deff} = M \cdot AD \cdot WMLT^2 \cdot SCALE^2$$

If AS is not specified then,

$$A_{Seff} = 2 \cdot HDIF_{scaled} \cdot W_{eff}$$

Otherwise,

$$A_{Seff} = M \cdot AS \cdot WMLT^2 \cdot SCALE^2$$

If PD is not specified then,

$$P_{Deff} = 4 \cdot HDIF_{eff} + 2 \cdot W_{eff}$$

Otherwise,

$$P_{Deff} = M \cdot PD \cdot WMLT \cdot SCALE$$

If PS is not specified then,

$$P_{Seff} = 4 \cdot HDIF_{eff} + 2 \cdot W_{eff}$$

Otherwise:

$$P_{Seff} = M \cdot PS \cdot WMLT \cdot SCALE$$

where:

$$W_{eff} = M \cdot (W_{scaled} \cdot WMLT + XW_{scaled})$$

$$HDIF_{eff} = HDIF_{scaled}$$

$$HDIF_{scaled} = HDIF \cdot SCALM \cdot WMLT$$

Note: The Weff is not quite the same as the Weff given in the model LEVEL 1, 2, 3, and 6 sections. The term $2 \cdot WD_{scaled}$ is not subtracted.

Calculating Effective Saturation Currents

For ACM=2, the MOS diode effective saturation currents are calculated as:

Source Diode Saturation Current

Define:

$$val = JS_{scaled} \cdot A_{Seff} + JSW_{scaled} \cdot P_{Seff}$$

If $val > 0$ then,

$$isbs = val$$

Otherwise:

$$isbs = M \cdot IS$$

Drain Diode Saturation Current

Define:

$$val = JS_{scaled} \cdot A_{Deff} + JSW_{scaled} \cdot P_{Deff}$$

If $val > 0$ then,

$$isbd = val$$

Otherwise:

$$isbd = M \cdot IS$$

Calculating Effective Drain and Source Resistances

For ACM=2, the effective drain and source resistances are calculated as:

Source Resistance

If NRS is specified then,

$$R_{Seff} = \frac{LD_{scaled} + LDIF_{scaled}}{W_{eff}} \cdot RS + \left(\frac{NRS \cdot RSH + RSC}{M} \right)$$

Otherwise:

$$R_{Seff} = \frac{RSC}{M} + \frac{HDIF_{eff} \cdot RSH + (LD_{scaled} + LDIF_{scaled}) \cdot RS}{W_{eff}}$$

Drain Resistance

If NRD is specified then,

$$R_{Deff} = \frac{LD_{scaled} + LDIF_{scaled}}{W_{eff}} \cdot RD + \left(\frac{NRD \cdot RSH + RDC}{M} \right)$$

Otherwise:

$$R_{Deff} = \frac{RDC}{M} + \frac{HDIF_{eff} \cdot RSH + (LD_{scaled} + LDIF_{scaled}) \cdot RD}{W_{eff}}$$


Using an ACM=3 MOS Diode

Use ACM=3 to model MOS diodes of the stacked devices properly. In addition, the CJGATE model parameter separately models the drain and source periphery capacitances along the gate edge. Therefore, the PD and PS calculations do not include the gate periphery length. CJGATE defaults to CJSW, which, in turn, defaults to 0.

The AD, AS, PD, PS calculations depend on the layout of the device, which is determined by the value of element parameter GEO. The GEO can be specified on the MOS element description. It can have the following values:

- GEO=0: indicates the drain and source of the device are not shared by other devices (default).
- GEO=1: indicates the drain is shared with another device.
- GEO=2: indicates the source is shared with another device.
- GEO=3: indicates the drain and source are shared with another device.

Figure 8-14: Stacked Devices and Corresponding GEO Values



Calculating Effective Areas and Peripheries

For ACM=3, the effective areas and peripheries are calculated differently, depending on the value of GEO.

If AD is not specified, then,

For GEO=0 or 2,

$$A_{Deff} = 2 \cdot HDIF_{eff} \cdot W_{eff}$$

For GEO=1 or 3,

$$A_{Deff} = HDIF_{eff} \cdot W_{eff}$$

Otherwise:

$$A_{Deff} = M \cdot AD \cdot WMLT^2 \cdot SCALE^2$$

If AS is not specified, then,

For GEO=0 or 1,

$$A_{Seff} = 2 \cdot HDIFeff \cdot Weff$$

For GEO=2 or 3,

$$A_{Seff} = HDIFeff \cdot Weff$$

Otherwise:

$$A_{Seff} = M \cdot AS \cdot WMLT^2 \cdot SCALE^2$$

If PD is not specified, then,

For GEO=0 or 2,

$$P_{Deff} = 4 \cdot HDIFeff + Weff$$

For GEO=1 or 3,

$$P_{Deff} = 2 \cdot HDIFeff$$

Otherwise:

$$P_{Deff} = M \cdot PD \cdot WMLT \cdot SCALE$$

If PS is not specified, then,

For GEO=0 or 1,

$$P_{Seff} = 4 \cdot HDIFeff + Weff$$

For GEO=2 or 3,

$$P_{Seff} = 2 \cdot HDIFeff$$

Otherwise:

$$P_{Seff} = M \cdot PS \cdot WMLT \cdot SCALE$$

The W_{eff} and $HDIF_{eff}$ is calculated as follows:

$$W_{eff} = M \cdot (W_{scaled} \cdot W_{MLT} + XW_{scaled})$$

$$HDIF_{eff} = HDIF_{scaled} \cdot W_{MLT}$$

Note: The W_{eff} is not quite the same as the W_{eff} given in the model LEVEL 1, 2, 3, and 6 sections. The term $2 \cdot WD_{scaled}$ is not subtracted.

Effective Saturation Current Calculations

The ACM=3 model calculates the MOS diode effective saturation currents the same as ACM=2.

Effective Drain and Source Resistances

The ACM=3 model calculates the effective drain and source resistances the same as ACM=2.

MOS Diode Equations

This section describes the MOS diode equations.

DC Current

The drain and source MOS diodes are paralleled with GMINDC conductance in the DC analysis and with GMIN in the transient analysis. The total DC current is the sum of diode current and the conductance current. The diode current is calculated as follows.

Drain and Source Diodes Forward Biased

$v_{bs} > 0$,

$$i_{bs} = i_{sbs} \cdot (e^{v_{bs}/(N \cdot v_t)} - 1)$$

$v_{bd} > 0$,

$$i_{bd} = i_{sbd} \cdot (e^{v_{bd}/(N \cdot v_t)} - 1)$$

Drain and Source Diodes Reverse Biased

For $0 < v_{bs} < V_{NDS}$,

$$i_{bs} = g_{sbs} \cdot v_{bs}$$

For $v_{bs} < V_{NDS}$,

$$i_{bs} = g_{sbs} \cdot V_{NDS} + \left(\frac{g_{sbs}}{NDS} \right) \cdot (v_{bs} - V_{NDS})$$

For $0 < v_{bd} < V_{NDS}$,

$$i_{bd} = g_{sbd} \cdot v_{bd}$$

For $v_{bd} < V_{NDS}$,

$$i_{bd} = g_{sbd} \cdot V_{NDS} + \left(\frac{g_{sbd}}{NDS} \right) \cdot (v_{bd} - V_{NDS})$$

where

$$|g_{sbs}| = |i_{sbs}|, \text{ and } |g_{dbd}| = |i_{sbd}|$$

Using MOS Diode Capacitance Equations

Each MOS diode capacitance is the sum of diffusion and depletion capacitance. The diffusion capacitance is evaluated in terms of the small signal conductance of the diode and a model parameter TT, representing the transit time of the diode. The depletion capacitance depends on the choice of ACM, and is discussed below.

Calculate the bias-dependent depletion capacitance by defining the intermediate quantities: C0BS, C0BD, C0BS_SW, and C0BD_SW, which depend on geometric parameters, such as ASeff and PSeff calculated under various ACM specifications.

When ACM=3, the intermediate quantities C0BS_SW, and C0BD_SW include an extra term to account for CJGATE.

For ACM=2, the parameter CJGATE has been added in a backward compatible manner. Therefore, the default behavior of CJGATE makes the intermediate quantities C0BS_SW and C0BD_SW the same as for previous versions. The default patterns are:

- If neither CJSW nor CJGATE is specified, both default to zero.
- If CJGATE is not specified, it defaults to CJSW, which in turn defaults to zero.
- If CJGATE is specified, and CJSW is not specified, then CJSW defaults to zero.

The intermediate quantities C0BS, C0BS_SW, C0BD, and C0BD_SW are calculated as follows.

$$\begin{aligned} C0BS &= CJ_{scaled} \cdot A_{Seff} \\ C0BD &= CJ_{scaled} \cdot A_{Deff} \end{aligned}$$

If (ACM= 0 or 1), then:

$$C0BS_SW = CJSWscaled * PSeff$$

$$C0BD_SW = CJSWscaled * PDeff$$

If (ACM=2):

If (PSeff < Weff), then:

$$C0BS_SW = CJGATEscaled * PSeff$$

Otherwise:

$$C0BS_SW = CJSWscaled * (PSeff - Weff) + CJGATEscaled * Weff$$

If (PDeff < Weff), then:

$$C0BD_SW = CJGATEscaled * PDeff$$

Otherwise:

$$C0BD_SW = CJSWscaled * (PDeff - Weff) + CJGATEscaled * Weff$$

If (ACM=3), then:

$$C0BS_SW = CJSWscaled * PSeff + CJGATEscaled * Weff$$

$$C0BD_SW = CJSWscaled * PDeff + CJGATEscaled * Weff$$

Source Diode Capacitance

If (C0BS + C0BS_SW) > 0, then:

For $v_{bs} < 0$,

$$\begin{aligned} cap_{bs} = & TT \cdot \frac{\partial i_{bs}}{\partial v_{bs}} + C0BS \cdot \left(1 - \frac{v_{bs}}{PB}\right)^{-MJ} \\ & + C0BS_SW \cdot \left(1 - \frac{v_{bs}}{PHP}\right)^{-MJSW} \end{aligned}$$

For $v_{bs} > 0$,

$$\begin{aligned} \text{capbs} = & TT \cdot \frac{\partial i_{bs}}{\partial v_{bs}} + C0BS \cdot \left(1 + MJ \cdot \frac{v_{bs}}{PB}\right) \\ & + C0BS_SW \cdot \left(1 + MJSW \cdot \frac{v_{bs}}{PHP}\right) \end{aligned}$$

Otherwise, if $(C0BS + C0BS_SW) \leq 0$, then:

For $v_{bs} < 0$,

$$\text{capbs} = TT \cdot \frac{\partial i_{bs}}{\partial v_{bs}} + M \cdot CBS \cdot \left(1 - \frac{v_{bs}}{PB}\right)^{-MJ}$$

For $v_{bs} > 0$,

$$\text{capbs} = TT \cdot \frac{\partial i_{bs}}{\partial v_{bs}} + M \cdot CBS \cdot \left(1 + MJ \cdot \frac{v_{bs}}{PB}\right)$$

Drain Diode Capacitance

If $(C0BD + C0BD_SW) > 0$, then:

For $v_{bd} < 0$,

$$\begin{aligned} \text{capbd} = & TT \cdot \frac{\partial i_{bd}}{\partial v_{bd}} + C0BD \cdot \left(1 - \frac{v_{bd}}{PB}\right)^{-MJ} \\ & + PDeff \cdot C0BD_SW \cdot \left(1 - \frac{v_{bd}}{PHP}\right)^{-MJSW} \end{aligned}$$

For $v_{bd} > 0$,

$$\begin{aligned} \text{capbd} = & TT \cdot \frac{\partial i_{bd}}{\partial v_{bd}} + C0BD \cdot \left(1 + MJ \cdot \frac{v_{bd}}{PB}\right) \\ & + C0BD_SW \cdot \left(1 + MJSW \cdot \frac{v_{bd}}{PHP}\right) \end{aligned}$$

Otherwise, if $(A_{\text{Deff}} \cdot C_{\text{Jscaled}} + P_{\text{Deff}} \cdot C_{\text{JSWscaled}}) \leq 0$, then:

For $v_{\text{bd}} < 0$,

$$\text{capbd} = TT \cdot \frac{\partial i_{\text{bd}}}{\partial v_{\text{bd}}} + M \cdot \text{CBD} \cdot \left(1 - \frac{v_{\text{bd}}}{P_{\text{B}}}\right)^{-M_{\text{J}}}$$

For $v_{\text{bd}} > 0$,

$$\text{capbd} = TT \cdot \frac{\partial i_{\text{bd}}}{\partial v_{\text{bd}}} + M \cdot \text{CBD} \cdot \left(1 + M_{\text{J}} \cdot \frac{v_{\text{bd}}}{P_{\text{B}}}\right)$$

Common Threshold Voltage Equations

This section describes the common threshold voltage equations.

Common Threshold Voltage Parameters

The parameters described in this section are applicable to all MOSFET models except LEVELs 5 and 13.

Name (Alias)	Units	Default	Description
DELVTO	V	0.0	Zero-bias threshold voltage shift
GAMMA	$V^{1/2}$	0.527625	Body effect factor. If GAMMA is not set, it is calculated from NSUB.
NGATE	$1/\text{cm}^3$		Polysilicon gate doping, used for analytical model only. Undoped polysilicon is represented by a small value. If NGATE \leq 0.0, it is set to $1\text{e}+18$.
NSS	$1/\text{cm}^2$	1.0	Surface state density
NSUB (DNB, NB)	$1/\text{cm}^3$	$1\text{e}15$	Substrate doping
PHI	V	0.576036	Surface potential. NSUB default= $1\text{e}15$.

Name (Alias)	Units	Default	Description
TPG (TPS)		1.0	Type of gate material, used for analytical model only LEVEL 4 TPG default=0 where TPG = 0 al-gate TPG = 1 gate type same as source-drain diffusion TPG = -1 gate type opposite to source-drain diffusion
VTO (VT)	V		Zero-bias threshold voltage

Calculating PHI, GAMMA, and VTO

The model parameters PHI, GAMMA, and VTO are used in threshold voltage calculations. If these parameters are not user-specified, they are calculated as follows, except for the LEVEL 5 model.

If PHI is not specified, then,

$$\text{PHI} = 2 \cdot v_t \cdot \ln\left(\frac{\text{NSUB}}{n_i}\right)$$

If GAMMA is not specified, then,

$$\text{GAMMA} = \frac{(2 \cdot q \cdot \epsilon_{si} \cdot \text{NSUB})^{1/2}}{\text{COX}}$$

The energy gap, e_g , and intrinsic carrier concentration for the above equations are determined by:

$$e_g = 1.16 - 7.02e-4 \cdot \frac{t_{nom}^2}{t_{nom} + 1108}$$

$$n_i = 1.45e+10 \cdot \left(\frac{t_{nom}}{300}\right)^{3/2} \cdot e^{\left[\frac{q \cdot e_g}{2 \cdot k} \cdot \left(\frac{1}{300} - \frac{1}{t_{nom}}\right)\right]} (1/\text{cm}^3)$$

where,

$$t_{nom} = TNOM + 273.15$$

If VTO is not specified, then for Al-Gate (TPG=0), the work function Φ_{ms} is determined by:

$$\Phi_{ms} = -\frac{e_g}{2} - type \cdot \frac{PHI}{2} - 0.05$$

where type is +1 for n-channel and -1 for p-channel.

For Poly-Gate (TPG= ± 1), the work function is determined by:

If the model parameter NGATE is not specified,

$$\Phi_{ms} = type \cdot \left(-TPG \cdot \frac{e_g}{2} - \frac{PHI}{2} \right)$$

Otherwise,

$$\Phi_{ms} = type \cdot \left[-TPG \cdot v_t \cdot \ln\left(\frac{NGATE}{n_i}\right) - \frac{PHI}{2} \right]$$

Then VTO voltage is determined by:

$$VTO = v_{fb} + type \cdot (GAMMA \cdot PHI^{1/2} + PHI)$$

where,

$$v_{fb} = \Phi_{ms} - \frac{q \cdot NSS}{COX} + DELVTO$$

If VTO is specified, then,

$$VTO = VTO + DELVTO$$

MOSFET Impact Ionization

The impact ionization current for MOSFETs is available for all levels. The controlling parameters are ALPHA, VCR, and IIRAT. The parameter IIRAT sets the fraction of the impact ionization current that goes to the source.

$$I_{ds} = I_{ds_normal} + IIRAT \cdot I_{impact}$$

$$I_{db} = I_{db_diode} + (1 - IIRAT) \cdot I_{impact}$$

IIRAT defaults to zero, which sends all impact ionization current to bulk. Leave IIRAT at its default value unless data is available for both drain and bulk current.

Using Impact Ionization Model Parameters

Name (Alias)	Units	Default	Description
ALPHA	1/V	0.0	Impact ionization current coefficient
LALPHA	μm/V	0.0	ALPHA length sensitivity
WALPHA	μm/V	0.0	ALPHA width sensitivity
VCR	V	0.0	Critical voltage
LVCR	μm V	0.0	VCR length sensitivity
WVCR	μm V	0.0	VCR width sensitivity
IIRAT		0.0	Portion of impact ionization current that goes to source

Calculating the Impact Ionization Equations

The current I_{impact} due to impact ionization effect is calculated as follows:

$$I_{impact} = I_{ds} \cdot ALPHA_{eff} \cdot (v_{ds} - v_{dsat}) \cdot e^{\frac{-VCR_{eff}}{v_{ds} - v_{dsat}}}$$

where:

$$\begin{aligned} \text{ALPHAeff} &= \text{ALPHA} + \text{LALPHA} \cdot 1\text{e-}6 \cdot \left(\frac{1}{\text{Leff}} - \frac{1}{\text{LREFeff}} \right) \\ &\quad + \text{WALPHA} \cdot 1\text{e-}6 \cdot \left(\frac{1}{\text{Weff}} - \frac{1}{\text{WREFeff}} \right) \\ \text{VCREff} &= \text{VCR} + \text{LVCR} \cdot 1\text{e-}6 \cdot \left(\frac{1}{\text{Leff}} - \frac{1}{\text{LREFeff}} \right) \\ &\quad + \text{WVCR} \cdot 1\text{e-}6 \cdot \left(\frac{1}{\text{Weff}} - \frac{1}{\text{WREFeff}} \right) \end{aligned}$$

where:

$$\begin{aligned} \text{LREFeff} &= \text{LREF} + \text{XLREF} - 2 \cdot \text{LD} \text{ and} \\ \text{WREFeff} &= \text{WREF} + \text{XWREF} - 2 \cdot \text{WD} \end{aligned}$$

Calculating Effective Output Conductance

The element template output allows *gds* to be output directly, for example:

```
.PRINT I(M1) gds=LX8(M1)
```


When using impact ionization current, it is important to note that *gds* is the derivative of I_{ds} only, rather than the total drain current, which is $I_{ds} + I_{db}$. The complete drain output conductance is:

$$g_{dd} = \frac{\partial I_d}{\partial V_d} = \frac{\partial I_{ds}}{\partial V_{ds}} + \frac{\partial I_{db}}{\partial V_{db}} = \frac{\partial I_{ds}}{\partial V_{ds}} + \frac{\partial I_{bd}}{\partial V_{bd}} = g_{ds} + g_{bd}$$

$$G_{dd} = \text{LX8} + \text{LX10}$$


For example, to print the drain output resistance of device M1:

```
.PRINT rout=PAR('1.0/(LX8(M1)+LX10(M1))')
```


Figure 8-15: Drain, Source, and Bulk Currents for $v_{gs}=3$, with $IIRAT=0.5$ 

Cascode Example

Drain-to-bulk impact ionization current limits the use of cascoding to increase output impedance. The following cascode example shows the effect of changing $IIRAT$. When $IIRAT$ is less than 1.0, the drain-to-bulk current lowers the output impedance of the cascode stage.

Figure 8-16: Low-frequency AC Analysis Measuring Output Impedance

Cascode Circuit

Example

iirat	gout_ac	rout
0.0	8.86E-6	113 K
0.5	4.30E-6	233 K
1.0	5.31E-8	18.8 Meg

Input File

```
$ cascode test
.param pvds=5.0 pvref=1.4 pvin=3.0
vdd dd 0 pvds ac 1
$ current monitor vd
vd dd d 0
vin in 0 pvin
vref ref 0 pvref
xl d in ref cascode
.macro cascode out in ref
m1 out in 1 0    n L=1u W=10u
mref 1 ref 0 0    n L=1u W=10u
.eom

.param xiirat=0
.ac dec 2 100k 1x sweep xiirat poi 3    0, 0.5, 1.0
.print ir(vd)
.measure gout_ac avg ir(vd)

.model n nmos level=3
+ tox=200 vto=0.8 gamma=0.7 uo=600 kappa=0.05
+ alpha=1 vcr=15 iirat=xiirat
.end
```

MOS Gate Capacitance Models

You can use capacitance model parameters with all MOSFET model statements.

Model charge storage using fixed and nonlinear gate capacitances and junction capacitances. Gate-to-drain, gate-to-source, and gate-to-bulk overlap capacitances are represented by three fixed-capacitance parameters: CGDO, CGSO, and CGBO. The algorithm used for calculating nonlinear, voltage-dependent MOS gate capacitance depends on the value of model parameter CAPOP.

Model MOS gate capacitances, as a nonlinear function of terminal voltages, using Meyer's piecewise linear model for all MOS levels. The charge conservation model is also available for MOSFET model LEVELs 2 through 7, 13, and 27. For LEVEL 1, the model parameter TOX must be specified to invoke the Meyer model. The Meyer, Modified Meyer, and Charge Conservation MOS Gate Capacitance models are described in detail in the following subsections.

Some of the charge conserving models (Ward-Dutton or BSIM) can cause “*timestep too small*” errors when no other nodal capacitances are present.

Selecting Capacitor Models

Gate capacitance model selection has been expanded to allow various combinations of capacitor models and DC models. Older DC models can now be incrementally updated with the new capacitance equations without having to move to a new DC model. You can select the gate capacitance with the CAPOP model parameter to validate the effects of different capacitance models.

The capacitance model selection parameter CAPOP is associated with the MOS models. Depending on the value of CAPOP, different capacitor models are used to model the MOS gate capacitance: the gate-to-drain capacitance, the gate-to-source capacitance, or the gate-to-bulk capacitance. CAPOP allows for the selection of several versions of the Meyer and charge conservation model.

Some of the capacitor models are tied to specific DC models (DC model level in parentheses below). Other models are designated as general and can be used by any DC model.

CAPOP=0	SPICE original Meyer model (general)
CAPOP=1	Modified Meyer model (general)
CAPOP=2	Parameterized Modified Meyer model (general default)
CAPOP=3	Parameterized Modified Meyer model with Simpson integration (general)
CAPOP=4	Charge conservation model (analytic), LEVELs 2, 3, 6, 7, 13, 28, and 39 only
CAPOP=5	No capacitor model
CAPOP=6	AMI capacitor model (LEVEL 5)
CAPOP=9	Charge conservation model (LEVEL 3)
<i>CAPOP=13</i>	Generic BSIM model (default for LEVELs 13, 28, 39)
<i>CAPOP=11</i>	Ward-Dutton model (specialized, LEVEL 2)
<i>CAPOP=12</i>	Ward-Dutton model (specialized, LEVEL 3)
<i>CAPOP=39</i>	BSIM2 Capacitance model (LEVEL 39)

CAPOP=4 selects the recommended charge-conserving model from among CAPOP=11, 12, or 13 for the given DC model.

Table 8-4: CAPOP = 4 Selections

MOS Level	Default CAPOP	CAPOP=4 selects
2	2	11
3	2	12
13, 28, 39	13	13
Other levels	2	11

The proprietary models, LEVEL 5, 17, 21, 22, 25, 31, 33, and the SOS model LEVEL 27 have their own built-in capacitance routines.

Introducing Transcapacitance

If you have a capacitor with two terminals, 1 and 2 with charges Q_1 and Q_2 on the two terminals that sum to zero, for example, $Q_1 = -Q_2$, the charge is a function of the voltage difference between the terminals, $V_{12} = V_1 - V_2$. The small-signal characteristics of the device are completely described by one quantity, $C = dQ_1/dV_{12}$.

If you have a four-terminal capacitor, the charges on the four terminals must sum to zero ($Q_1 + Q_2 + Q_3 + Q_4 = 0$), and they can only depend on voltage differences, but they are otherwise arbitrary functions. So there are three independent charges, Q_1, Q_2, Q_3 , that are functions of three independent voltages V_{14}, V_{24}, V_{34} . Hence there are nine derivatives needed to describe the small-signal characteristics.

It is convenient to consider the four charges separately as functions of the four terminal voltages, $Q_1(V_1, V_2, V_3, V_4), \dots, Q_4(V_1, V_2, V_3, V_4)$. The derivatives form a four by four matrix, dQ_i/dV_j , $i=1, \dots, 4$, $j=1, \dots, 4$. This matrix has a direct interpretation in terms of AC measurements. If an AC voltage signal is applied to terminal j with the other terminals AC grounded, and AC current into terminal i is measured, the current is the imaginary constant times 2π times frequency times dQ_i/dV_j .

The fact that the charges sum to zero requires each column of this matrix to sum to zero, while the fact that the charges can only depend on voltage differences requires each row to sum to zero.

In general, the matrix is not symmetrical:

$$dQ_i/dV_j \text{ need not equal } dQ_j/dV_i$$

This is not an expected event because it does not occur for the two terminal case. For two terminals, the constraint that rows and columns sum to zero.

$$\frac{dQ_1}{dV_1} + \frac{dQ_2}{dV_1} = 0 \quad \frac{dQ_1}{dV_1} + \frac{dQ_1}{dV_2} = 0$$

forces $dQ_1/dV_2 = dQ_2/dV_1$. For three or more terminals, this relation does not hold in general.

The terminal input capacitances are the diagonal matrix entries


$$C_{ii} = dQ_i/dV_i \quad i=1,.4$$

and the transcapacitances are the negative of off-diagonal entries

$$C_{ij} = -dQ_i/dV_j \quad i \text{ not equal to } j$$

All of the C_s are normally positive.

Figure 8-17: MOS Capacitances



In Figure 8-17, C_{ij} determines the current transferred out of node i from a voltage change on node j . The arrows, representing direction of influence, point from node j to node i .

A MOS device with terminals D G S B provides:

$$C_{GG} = \frac{dQ_g}{dV_G}$$

$$C_{GD} = -\frac{dQ_g}{dV_D}$$

$$C_{DG} = -\frac{dQ_D}{dV_G}$$

C_{GG} represents input capacitance: a change in gate voltage requires a current equal to $C_{GG} \times dV_G/dt$ into the gate terminal.

C_{GD} represents Miller feedback: a change in drain voltage gives a current equal to $C_{GD} \times dV_G/dt$ out of the gate terminal.

C_{DG} represents Miller feedthrough, capacitive current out of the drain due to a change in gate voltage.

To see how C_{GD} might not be equal to C_{DG} , the following example presents a simplified model with no bulk charge, with gate charge a function of V_{GS} only, and 50/50 partition of channel charge into Q_S and Q_D :

$$Q_G = Q(v_{gs})$$

$$Q_S = -0.5 \cdot Q(v_{gs})$$

$$Q_D = -0.5 \cdot Q(v_{gs})$$

$$Q_B = 0$$

Consequently:

$$C_{GD} = -\frac{dQ_G}{dV_D} = 0$$

$$C_{DG} = -\frac{dQ_D}{dV_G} = 0.5 \cdot \frac{dQ}{dv_{gs}}$$

Therefore, in this model there is Miller feedthrough, but no feedback.

Operating Point Capacitance Printout

Six capacitances are reported in the operating point printout:

cdtot	dQD/dVD
cgtot	dQG/dVG
cstot	dQS/dVS
cbtot	dQB/dVB
cgs	$-dQG/dVS$
cgd	$-dQG/dVD$

These capacitances include gate-drain, gate-source, and gate-bulk overlap capacitance, and drain-bulk and source-bulk diode capacitance. Drain and source refer to node 1 and 3 of the MOS element, that is, physical instead of electrical.

For the Meyer models, where the charges like QD are not well defined, the printout quantities are:

cdtot	$cgd+cdb$
cgtot	$cgs+cgd+cgb$
cstot	$cgs+csb$
cbtot	$cgb+csb+cdb$
cgs	cgs
cgd	cgd

Using the Element Template Printout

The MOS element template printouts for gate capacitance are LX18 – LX23 and LX32 – LX34. From these nine capacitances the complete four-by-four matrix of transcapacitances can be constructed. The nine LX printouts are:

```
LX18(m) = dQG/dVGB = CGGBO
LX19(m) = dQG/dVDB = CGDBO
LX20(m) = dQG/dVSB = CGSBO
LX21(m) = dQB/dVGB = CBGBO
LX22(m) = dQB/dVDB = CBDDBO
LX23(m) = dQB/dVSB = CBSBO
LX32(m) = dQD/dVG = CDGBO
LX33(m) = dQD/dVD = CDDBO
LX34(m) = dQD/dVS = CDSBO
```

These capacitances include gate-drain, gate-source, and gate-bulk overlap capacitance, and drain-bulk and source-bulk diode capacitance. Drain and source refer to node 1 and 3 of the MOS element, that is, physical instead of electrical.

For an NMOS device with source and bulk grounded, LX18 represents the input capacitance, LX33 the output capacitance, -LX19 the Miller feedback capacitance (gate current induced by voltage signal on the drain), and -LX32 represents the Miller feedthrough capacitance (drain current induced by voltage signal on the gate).

A device operating with node 3 as electrical drain, for example an NMOS device with node 3 at higher voltage than node 1, is said to be in reverse mode. The LXs are physical, but you can translate them into electrical definitions by interchanging D and S:

```
CGG(reverse) = CGG = LX18
CDD(reverse) = CSS = dQS/dVS = d(-QG-QB-QD)/dVS =
-LX20-LX23-LX34
CGD(reverse) = CGS = -LX20
CDG(reverse) = CSG = -dQS/dVG = d(QG+QB+QD)/dVG =
LX18+LX21+LX32
```

For the Meyer models, the charges QD, and so forth, are not well defined. The formulas such as LX18= CGG, LX19= -CGD are still true, but the transcapacitances are symmetrical; for example, CGD=CDG. In terms of the six independent Meyer capacitances, cgd, cgs, cgb, cdb, csb, cds, the LX printouts are:

```
LX18 (m) = CGS+CGD+CGB
LX19 (m) = LX32 (m) = -CGD
LX20 (m) = -CGS
LX21 (m) = -CGB
LX22 (m) = -CDB
LX23 (m) = -CSB
LX33 (m) = CGD+CDB+CDS
LX34 (m) = -CDS
```

Calculating Gate Capacitance

The following example shows a gate capacitance calculation in detail for a BSIM model. TOX is chosen so that:

$$\frac{eox}{tox} = 1e-3F/m^2$$

Vfb0, phi, k1 are chosen so that vth=1v. The AC sweep is chosen so that the last point is:

$$2 \cdot \pi \cdot freq = 1e6s^{-1}$$

Input File

```

$
m d g 0 b nch l=0.8u w=100u ad=200e-12 as=200e-12
vd d 0 5
vg g 0 5 ac 1
vb b 0 0
.ac dec 1 1.59155e4 1.59155e5
.print      CGG=lx18(m) CDD=lx33(m) CGD=par('-lx19(m)')
+ CDG=par('-lx32(m)')
.print      ig_imag=ii2(m) id_imag=ii1(m)
.model nch nmos level=13 update=2
+ xqc=0.6 toxm=345.315 vfb0=-1 phi0=1 k1=1.0 muz=600
+ mus=650 acm=2
+ xl=0 ld=0.1u meto=0.1u cj=0.5e-4 mj=0 cjsw=0
.alter
vd d 0 5 ac 1
vg g 0 5
.end

```

Calculations

$$L_{\text{eff}} = 0.6\mu$$

$$\frac{e_{\text{ox}}}{t_{\text{ox}}} = 1\text{e} - 3\text{F}/\text{m}^2$$

$$\text{Cap} = \frac{L_{\text{eff}} \cdot W_{\text{eff}} \cdot e_{\text{ox}}}{t_{\text{ox}}} = 60\text{e} - 15\text{F}$$

BSIM equations for internal capacitance in saturation with $x_{\text{qc}}=0.4$:

$$\text{body} = 1 + 0.5 \cdot \left(1 - \frac{1}{(1.744 + 0.8364 \cdot (\text{PHI0} + v_{\text{sb}}))} \right) \cdot \frac{K1}{\sqrt{(\text{PHI0} + v_{\text{sb}})}}$$

$$1 + 0.5 \cdot \left(1 - \frac{1}{(1.744 + 0.8364)} \right) = 1.3062$$

$$c_{\text{gg}} = \text{Cap} \cdot \left(1 - \frac{1}{(3 \cdot \text{body})} \right) = \text{Cap} \cdot 0.7448 = 44.69\text{F}$$

$$c_{gd} = 0$$

$$c_{dg} = \left(\frac{4}{15}\right) \cdot \text{Cap} = 16\text{F}$$

$$c_{dd} = 0$$

$$\text{Gate-drain overlap} = (l_d + m_{\text{eto}}) \cdot W_{\text{eff}} \cdot \frac{\epsilon_{\text{ox}}}{t_{\text{ox}}} = 20\text{e} - 15\text{F}$$

Adding the overlaps,

$$c_{gg} = 44.69\text{F} + 2 \cdot 20\text{F} = 84.69\text{F}$$

$$c_{gd} = 20\text{F}$$

$$c_{dg} = 36\text{F}$$

$$c_{dd} = 20\text{F}$$

$$\text{Drain-bulk diode cap } c_j \cdot a_d = (0.5\text{e} - 4) \cdot (200\text{e} - 12) = 1$$

Adding the diodes,

$$c_{gg} = 84.69\text{F}$$

$$c_{gd} = 20\text{F}$$

$$c_{dg} = 36\text{F}$$

$$c_{dd} = 30\text{F}$$

Results

```

subckt
element 0:m
model    0:nch
cdtot    30.0000f
cgtot    84.6886f
cstot    74.4684f
cbtot    51.8898f
cgs      61.2673f
cgd      20.0000f
freq      cgg      cdd      cgd      cdg
15.91550k 84.6886f 30.0000f 20.0000f 35.9999f
159.15500k 84.6886f 30.0000f 20.0000f 35.9999f
freq      ig_imag      id_imag
15.91550k 8.4689n      -3.6000n
159.15500k 84.6887n      -35.9999n
Alter results
freq      ig_imag      id_imag
15.91550k -2.0000n      3.0000n
159.15500k -20.0000n 30.0000n

```

The calculation and the simulation results match.

Plotting Gate Capacitances

The following input file shows how to plot gate capacitances as a function of bias. Set the .OPTION DCCAP to turn on capacitance calculations for a DC sweep. The model used is the same as for the previous calculations.


Example

```

$ gate capacitance plots
.option dccap=1 post
m d g 0 b nch l=0.8u w=100u ad=200e-12 as=200e-12
vd d 0 0
vg g 0 5
vb b 0 0
.dc vd 0 5 .1
.print vds=v(d) CGG=lx18(m)
+ CGD=par('-lx19(m)') CDG=par('-lx32(m)')
+ CGS=par('-lx20(m)') CSG=par('lx18(m)+lx21(m)+lx32(m)')
+ CGB=par('lx18(m)+lx19(m)+lx20(m)') CBG=par('-lx21(m)')

.model nch nmos
+ level=13 update=2 xqc=0.6 toxm=345.315
+ vfb0=-1 phi0=1 kl=1.0 muz=600 mus=650
+ acm=2 xl=0 ld=0.1u meto=0.1u
+ cj=0.5e-4 mj=0 cjsw=0
.end

```

Figure 8-18: Gate Capacitance

Using Capacitance Control Options

The control options affecting the CAPOP models are SCALM, CVTOL, DCSTEP, and DCCAP. SCALM scales the model parameters, CVTOL controls the error tolerance for convergence for the CAPOP=3 model (see [‘CAPOP=3 — Gate Capacitances \(Simpson Integration\)’ on page 8-90](#)). DCSTEP models capacitances with a conductance during DC analysis. DCCAP invokes calculation of capacitances in DC analysis.

Scaling

The parameters scaled by the option SCALM are CGBO, CGDO, CGSO, COX, LD, and WD. SCALM scales these parameters according to fixed rules that are a function of the parameter's units. When the model parameter's units are in meters, the parameter is multiplied by SCALM. For example, the parameter LD has units in meters, its scaled value is obtained by multiplying the value of LD by SCALM. When the units are in meters squared, the parameter is multiplied by $SCALM^2$. If the units are in reciprocal meters, the parameter's value is divided by SCALM. For example, since CGBO is in farads/meter the value of CGBO is divided by SCALM. When the units are in reciprocal meters squared, then the parameter is divided by $SCALM^2$. The scaling equations specific to each CAPOP level are given in the individual CAPOP subsections.

MOS Gate Capacitance Model Parameters

Using Basic Gate Capacitance Parameters

Name (Alias)	Units	Default	Description
CAPOP		2.0	Capacitance model selector
COX (CO)	F/m ²	3.453e-4	Oxide capacitance. If COX is not input, it is calculated from TOX. The default value corresponds to the TOX default of 1e-7: $COX_{scaled} = COX / SCALM^2$
TOX	m	1e-7	Represents the oxide thickness, calculated from COX when COX is input. The program uses default if COX is not specified. For TOX>1, unit is assumed to be Angstroms. But a level-dependent default can override it. See specific level in Chapter 9, “Selecting MOSFET Models: Level 1-40” .

Using Gate Overlap Capacitance Model Parameters

Name (Alias)	Units	Default	Description
CGBO (CGB)	F/m	0.0	Gate-bulk overlap capacitance per meter channel length. If CGBO is not set but WD and TOX are set, then CGBO is calculated. $CGBO_{scaled} = CGBO / SCALM$

Name (Alias)	Units	Default	Description
CGDO (CGD, C2)	F/m	0.0	Gate-drain overlap capacitance per meter channel width. If CGDO is not set but LD or METO and TOX are set, then CGDO is calculated. $CGDO_{scaled} = CGDO / SCALM$
CGSO (CGS, C1)	F/m	0.0	Gate-source overlap capacitance per meter channel width. If CGSO is not set but LD or METO and TOX are set, then CGSO is calculated. $CGSO_{scaled} = CGSO / SCALM$
LD (LATD, DLAT)	m		Lateral diffusion into channel from source and drain diffusion. When both LD and XJ are unspecified: LD default=0.0. If LD is not set but XJ is specified, then LD is calculated from XJ. LD default=0.75 · XJ for all levels except LEVEL 4, for which LD default=0.75. $LD_{scaled} = LD \cdot SCALM$ LEVEL 4: $LD_{scaled} = LD \cdot XJ \cdot SCALM$
METO	m	0.0	Fringing field factor for gate-to-source and gate-to-drain overlap capacitance calculation $METO_{scaled} = METO \cdot SCALM$
WD	m	0.0	Lateral diffusion into channel from bulk along width $WD_{scaled} = WD \cdot SCALM$

Using Meyer Capacitance Parameters CAPOP=0, 1, 2

Name (Alias)	Units	Default	Description
CF1	V	0.0	Modified MEYER control for transition of cgs from depletion to weak inversion for CGSO (only for CAPOP=2)
CF2	V	0.1	Modified MEYER control for transition of cgs from weak to strong inversion region (only for CAPOP=2)
CF3		1.0	Modified MEYER control for transition of cgs and cgd from saturation to linear region as a function of vds (only for CAPOP=2)
CF4		50.0	Modified MEYER control for contour of cgb and cgs smoothing factors
CF5		0.667	Modified MEYER control for capacitance multiplier for cgs in saturation region
CF6		500.0	Modified MEYER control for contour of cgd smoothing factor
CGBEX		0.5	cgb exponent (only for CAPOP=1)

Using Charge Conservation Parameters (CAPOP=4)

Name (Alias)	Units	Default	Description
XQC		0.5	Coefficient of channel charge share attributed to drain; its range is 0.0 to 0.5. This parameter applies only to CAPOP=4 and some of its level-dependent aliases.

Specifying XQC and XPART for CAPOP=4, 9, 11, 12 and 13

Parameter rules for gate capacitance charge sharing coefficient, XQC & XPART, in the saturation region:

- If neither XPART or XQC is specified, the 0/100 model is used.
- If both XPART and XQC are specified, XPART overrides XQC.
- If XPART is specified:
 - XPART=0 → 40/60
 - XPART=0.4 → 40/60
 - XPART=0.5 → 50/50
 - XPART=1 → 0/100
 - XPART = any other value less than 1 → 40/60
 - XPART >1 → 0/100
- If XQC is specified:
 - XQC=0 → 0/100
 - XQC=0.4 → 40/60
 - XQC=0.5 → 50/50
 - XQC=1 → 0/100
 - XQC = any other value less than 1 → 40/60
 - XQC >1 → 0/100

The only difference is the treatment of the parameter value 0.

After XPART/XQC is specified, the gate capacitance is ramped from 50/50 at $V_{ds}=0$ volt (linear region) to the value (with V_{ds} sweep) in the saturation region specified by XPART/XQC. This charge sharing coefficient ramping ensures the smoothness of the gate capacitance characteristic.

Using Overlap Capacitance Equations

The overlap capacitors are common to all models. You can input them explicitly, or the program calculates them. These overlap capacitors are added into the respective voltage-variable capacitors before integration and the DC operating point reports the combined parallel capacitance.

Gate-to-Bulk Overlap Capacitance

If CGBO is specified, then

$$CGBO_{eff} = M \cdot Leff \cdot CGBO_{scaled}$$

Otherwise,

$$CGBO_{eff} = 2 \cdot WD_{scaled} \cdot Leff \cdot COX_{scaled} \cdot M$$

Gate-to-Source Overlap Capacitance

If CGSO is specified, then

$$CGSO_{eff} = Weff \cdot CGSO_{scaled}$$

Otherwise,

$$CGSO_{eff} = Weff \cdot (LD_{scaled} + METO_{scaled}) \cdot COX_{scaled}$$

Gate-to-Drain Overlap Capacitance

If CGDO is specified, then

$$CGDO_{eff} = Weff \cdot CGDO_{scaled}$$

Otherwise,

$$CGDO_{eff} = Weff \cdot (LD_{scaled} + METO_{scaled}) \cdot COX_{scaled}$$

The $Leff$ is calculated for each model differently, and it is given in the corresponding model section. The $Weff$ calculation is not quite the same as $weff$ given in the model LEVEL 1, 2, 3, 6, 7 and 13 sections.

$$Weff = M \cdot (W_{scaled} \cdot W_{MLT} + XW_{scaled})$$

The $2 \cdot W_{scaled}$ factor is not subtracted.

CAPOP=0 — SPICE Meyer Gate Capacitances

Definition:

$$cap = COX_{scaled} \cdot Weff \cdot Leff$$

Gate-Bulk Capacitance (cgb)

Accumulation, $v_{gs} \leq v_{th} - PH1$

$$cgb = cap$$

Depletion, $v_{gs} < v_{th}$

$$cgb = cap \cdot \frac{v_{th} - v_{gs}}{PH1}$$

Strong Inversion, $v_{gs} \geq v_{th}$

$$cgb = 0$$

Gate-Source Capacitance (cgs)

$$\text{Accumulation, } v_{gs} \leq v_{th} - \frac{PHI}{2}$$

$$c_{gs} = 0$$

Depletion, $v_{gs} \leq v_{th}$

$$c_{gs} = CF5 \cdot cap + \frac{cap \cdot (v_{gs} - c_{th})}{0.75 \cdot PHI}$$

Strong Inversion Saturation Region, $v_{gs} > v_{th}$ and $v_{ds} \geq v_{dsat}$

$$c_{gs} = CF5 \cdot cap$$

Strong Inversion Linear Region, $v_{gs} > v_{th}$ and $v_{ds} < v_{dsat}$

$$c_{gs} = CF5 \cdot cap \cdot \left\{ 1 - \left[\frac{v_{dsat} - v_{ds}}{2 \cdot (v_{dsat} + v_{sb}) - v_{ds} - v_{sb}} \right]^2 \right\}$$

Gate-Drain Capacitance (cgd)

The gate-drain capacitance has value only in the linear region.

Strong Inversion Linear Region, $v_{gs} > v_{th}$ and $v_{ds} < v_{dsat}$.


$$c_{gd} = CF5 \cdot cap \cdot \left\{ 1 - \left[\frac{v_{dsat} + v_{sb}}{2 \cdot (v_{dsat} + v_{sb}) - v_{ds} - v_{sb}} \right]^2 \right\}$$

Example

```

*file capop0.sp---capop=0 capacitances
*
*this file is used to create spice meyer gate c-v plots
**
*(capop=0) for low vds and high vds
*
.options acct=2 post=2 dccap=1 nomod
.dc vg1 -1 4 .01
.print dc cgb_vdsp05=par('-lx21(m1)')
+ cgd_vdsp05=par('-lx19(m1)') cgs_vdsp05=par('-lx20(m1)')
.print dc cgb_vdsp8=par('-lx21(m2)') cgd_vdsp8=par('-lx19(m2)')
+ cgs_vdsp8=par('-lx20(m2)')
*****
m1 d1 g1 0 0 mn l=5e-6 w=20e-6 $ create capacitances for
+ vds=0.05
m2 d2 g1 0 0 mn l=5e-6 w=20e-6 $ create capacitances for
+ vds=0.80
*****
vd1 d1 0 dc 0.05
vd2 d2 0 dc 0.80
vg1 g1 0 dc 0.0
*
*****
*
.model mn nmos ( level = 2
+ vto = 1.0 gamma = 1.40 nsub = 7.20e15
+ uo = 817 ucrit = 3.04e4 phi=.6
+ uexp = 0.102 neff = 1.74 vmax = 4.59e5
+ tox = 9.77e-8 cj = 0 cjsw = 0 js = 0
+ capop=0 )
.end

```

Figure 8-19: CAPOP=0 Capacitances

CAPOP=1 — Modified Meyer Gate Capacitances

Define

$$\text{cap} = \text{COXscaled} \cdot \text{Weff} \cdot \text{Leff}$$

In the following equations, G^- , G^+ , D^- , and D^+ are smooth factors. They are not user-defined parameters.

Gate-Bulk Capacitance (cgb)

Accumulation, $v_{gs} \leq v_{fb} - v_{sb}$

$$\text{cgb} = \text{cap}$$

Depletion, $v_{gs} \leq v_{th}$

$$\text{cgb} = \frac{\text{cap}}{\left[1 + 4 \cdot \frac{v_{gs} + v_{sb} - v_{fb}}{\text{GAMMA}^2} \right]^{\text{CGBEX}}}$$

Strong Inversion, $v_{gs} > v_{th}$

$$\text{cgb} = \frac{G^+ \cdot \text{cap}}{\left[1 + 4 \cdot \frac{\text{GAMMA} \cdot (v_{sb} + \text{PHI})^2 + v_{sb} + \text{PHI}}{\text{GAMMA}^2} \right]^{\text{CGBEX}}}$$

Note: In the above equations, GAMMA is replaced by effective γ for model level higher than 4.

Gate-Source Capacitance (cgs)

Low v_{ds} ($v_{ds} < 0.1$)

Accumulation, $v_{gs} \leq v_{th}$

$$c_{gs} = CF5 \cdot cap \cdot G^- \cdot D^-$$

Weak Inversion, $v_{gs} < v_{th} + 0.1$

$$c_{gs} = CF5 \cdot cap \cdot \left\{ \frac{v_{gs} - v_{th}}{0.1} \cdot \left[1 - \left(\frac{0.1 - v_{ds}}{0.2 - v_{ds}} \right)^2 - D^- \right] + D^- \right\}$$

Strong Inversion, $v_{gs} \geq v_{th} + 0.1$

$$c_{gs} = CF5 \cdot cap \cdot \left\{ 1 - \left[\frac{v_{gs} - v_{th} - v_{ds}}{2 \cdot (v_{gs} - v_{th}) - v_{ds}} \right]^2 \right\}$$

High v_{ds} ($v_{ds} \geq 0.1$)

Accumulation, $v_{gs} \leq v_{th}$

$$c_{gs} = CF5 \cdot cap \cdot G^-$$

Saturation Region, $v_{gs} < v_{th} + v_{ds}$

$$c_{gs} = CF5 \cdot cap$$

Linear Region, $v_{gs} \geq v_{th} + v_{ds}$

$$c_{gs} = CF5 \cdot cap \cdot \left\{ 1 - \left[\frac{v_{gs} - v_{th} - v_{ds}}{2 \cdot (v_{gs} - v_{th}) - v_{ds}} \right]^2 \right\}$$

Gate-Drain Capacitance (c_{gd})

Low *v_{ds}* (*v_{ds}* < 0.1)

Accumulation, $v_{gs} \leq v_{th}$

$$c_{gd} = CF5 \cdot cap \cdot G^- \cdot D^+$$

Weak Inversion, $v_{gs} < v_{th} + 0.1$

$$c_{gd} = CF5 \cdot cap \cdot \left\{ D^+ + \frac{v_{gs} - v_{gh}}{0.1} \cdot \max \left[0, 1 - \left(\frac{0.1}{0.2 - v_{ds}} \right)^2 - D^+ \right] \right\}$$

Strong Inversion, $v_{gs} \geq v_{th} + 0.1$

$$c_{gd} = CF5 \cdot cap \cdot \max \left\{ D^+, 1 - \left[\frac{v_{gs} - v_{th}}{2 \cdot (v_{gs} - v_{th}) - v_{ds}} \right]^2 \right\}$$

High *v_{ds}* (*v_{ds}* > 0.1)

Accumulation, $v_{gs} \leq v_{th}$

$$c_{gd} = CF5 \cdot cap \cdot G^- \cdot D^+$$

Saturation Region, $v_{gs} < v_{th} + v_{ds}$

$$c_{gd} = CF5 \cdot cap \cdot D^+$$

Strong Inversion, $v_{gs} \geq v_{th} + v_{ds}$


$$c_{gd} = CF5 \cdot cap \cdot \max \left\{ D^+, 1 - \left[\frac{v_{gs} - v_{th}}{2 \cdot (v_{gs} - v_{th}) - v_{ds}} \right]^2 \right\}$$

Example

```

*file capop1.sp---capop1 capacitances
*
*this file creates the modified meyer gate c-v plots
*(capop=1) for low vds and high vds.
*
.options acct=2 post=2 dccap=1 nomod
.dc vgl -1 4 .01
.print dc cgb_vdsp05=par('\lx21(m1)')
+ cgd_vdsp05=par('\-lx19(m1)')
+ cgs_vdsp05=par('\-lx20(m1)')
.print dc cgb_vdsp8=par('\lx21(m2)')
+ cgd_vdsp8=par('\-lx19(m2)')
+ cgs_vdsp8=par('\-lx20(m2)')
*****
m1 d1 g1 0 0 mn l=5e-6 w=20e-6 $creates capacitances
+ for vds=0.05
m2 d2 g1 0 0 mn l=5e-6 w=20e-6 $creates capacitances
+ for vds=0.80
*****
vd1 d1 0 dc 0.05
vd2 d2 0 dc 0.80
vgl g1 0 dc 0.0
*
*****
*
.model mn nmos ( level = 2
+ vto = 1.0 gamma = 1.40 nsub = 7.20e15
+ tox = 9.77e-8 uo = 817 ucrit = 3.04e4
+ uexp = 0.102 neff = 1.74 vmax = 4.59e5
+ phi = 0.6 cj = 0 cjsw = 0 js = 0
+ capop=1 )
.end

```

Figure 8-20: CAPOP=1 Capacitances

CAPOP=2—Parameterized Modified Meyer Capacitances

The CAPOP=2 Meyer capacitance model is the more general form of Meyer capacitance. The CAPOP=1 Meyer capacitance model is the special case of CAPOP=2 when $CF1=0$, $CF2=0.1$, and $CF3=1$.

In the following equations, G^- , G^+ , D^- , and DD^+ are smooth factors. They are not user-defined parameters.

Definition

$$cap = COX_{scaled} \cdot Weff \cdot Leff$$

Gate-Bulk Capacitance (cgb)

Accumulation, $v_{gs} \leq v_{fb} - v_{sb}$

$$cgb = cap$$

Depletion, $v_{gs} \leq v_{th}$

$$c_{gs} = \frac{cap}{\left(1 + 4 \cdot \frac{v_{gs} + v_{sb} - v_{fb}}{GAMMA^2}\right)^{1/2}}$$

Inversion, $v_{gs} > v_{th}$

$$c_{gb} = \frac{G^+ \cdot cap}{\left[1 + 4 \cdot \frac{GAMMA \cdot (PHI + v_{sb})^{1/2} + PHI + v_{sb}}{GAMMA^2}\right]^{1/2}}$$

Note: In the above equations, GAMMA is replaced by effective γ for model level higher than 4.

Gate-Source Capacitance (c_{gs})

Low v_{ds} ($v_{ds} < 0.1$)

Accumulation, $v_{gs} < v_{th} - CF1$

$$c_{gs} = CF5 \cdot cap \cdot G^- \cdot D^-$$

Depletion, $v_{gs} \leq v_{th} + CF2 - CF1$

$$c_{gs} = CF5 \cdot cap \cdot \left\{ \frac{v_{gs} - v_{th} + CF1}{CF2} \cdot \left[1 - \left(CF2 - \frac{v_{ds}}{2 \cdot CF2 - v_{ds}} \right)^2 - D^- \right] + D^- \right\}$$

Strong Inversion, $v_{gs} > v_{th} + \max(CF2 - CF1, CF3 \cdot v_{ds})$

UPDATE=0

Strong Inversion, $v_{gs} > v_{th} + CF2 - CF1$, UPDATE=1

$$c_{gs} = CF5 \cdot cap \cdot \left\{ 1 - \left[\frac{v_{gs} - v_{th} + CF1 - v_{ds}}{2 \cdot (v_{gs} - v_{th} + CF1) - v_{ds}} \right]^2 \right\}$$

High v_{ds} ($v_{ds} > 0.1$)Accumulation, $v_{gs} < v_{th} - CF1$

$$c_{gs} = CF5 \cdot cap \cdot G^- \cdot D^+, \quad CF1 \neq 0$$

$$c_{gs} = CF5 \cdot cap \cdot G^-, \quad CF1 = 0$$

Weak Inversion, $v_{gs} < v_{th} + CF2 - CF1$, $CF1 \neq 0$

$$c_{gs} = CF5 \cdot cap \cdot \max\left(\frac{v_{gs} - v_{th} + CF1}{CF2}, D^+\right)$$

Saturation Region, $v_{gs} < v_{th} + CF3 \cdot v_{ds}$

$$c_{gs} = CF5 \cdot cap$$

Linear Region, $v_{gs} > v_{th} + CF3 \cdot v_{ds}$

$$c_{gs} = CF5 \cdot cap \cdot \left\{ 1 - \left[\frac{v_{gs} - v_{th} - v_{ds}}{2 \cdot (v_{gs} - v_{th}) - v_{ds}} \right]^2 \right\}, \quad \text{UPDATE}=0, \quad CF1=0$$

$$c_{gs} = CG5 \cdot cap \cdot \left\{ 1 - \left[\frac{v_{gs} - v_{th} - CF3 \cdot v_{ds}}{2 \cdot (v_{gs} - v_{th}) - CF3 \cdot v_{ds}} \right]^2 \right\}, \quad \text{UPDATE}=1$$

Gate-Drain Capacitance (c_{gd})**Low v_{ds} , ($v_{ds} < 0.1$)**Accumulation, $v_{gs} \leq v_{th} - CF1$

$$c_{gd} = CF5 \cdot cap \cdot G^- \cdot D^-$$

Weak Inversion, $v_{gs} < v_{th} + CF2 - CF1$

$$c_{gd} = CF5 \cdot cap \cdot \left\{ D^- + \frac{v_{gs} - v_{th} + CF1}{CF2} \cdot \max\left[0, 1 - \left(\frac{CF2}{2 \cdot CF2 - v_{ds}}\right)^2 - D^- \right] \right\}$$

Strong Inversion, $v_{gs} \geq v_{th} + CF2 - CF1$

$$c_{gd} = CF5 \cdot cap \cdot \max \left\{ D^-, 1 - \left[\frac{v_{gs} - v_{th} + CF1}{2 \cdot (v_{gs} - v_{th} + CF1) - v_{ds}} \right]^2 \right\}$$

High v_{ds} ($v_{ds} > 0.1$)

Accumulation, $v_{gs} \leq v_{th} - CF1$

$$c_{gd} = CF5 \cdot cap \cdot G^- \cdot DD^+$$

Saturation Region, $v_{gs} \leq v_{th} + CF3 \cdot v_{ds}$

$$c_{gd} = CF5 \cdot cap \cdot DD^+$$

Note: In the above equation, DD^+ is a function of $CF3$, if $UPDATE=1$.

Linear Region, $v_{gs} > v_{th} + CF3 \cdot v_{ds}$

$$c_{gd} = CF5 \cdot cap \cdot \max \left\{ DD^+, 1 - \left[\frac{v_{gs} - v_{th}}{2 \cdot (v_{gs} - v_{th}) - CF3 \cdot v_{ds}} \right]^2 \right\}$$

Example

```
*file capop2.sp capop=2 capacitances
*
*this file creates parameterized modified gate capacitances
*(capop=2) for low and high vds.
*
.options acct=2 post=2 dccap=1 nomod
.dc vgl -1 4 .01
.print dc cgb_vdsp05=par('-lx21(m1)')
+ cgd_vdsp05=par('-lx19(m1)') cgs_vdsp05=par('-lx20(m1)')
.print dc cgb_vdsp8=par('-lx21(m2)') cgd_vdsp8=par('-
lx19(m2)')
+ cgs_vdsp8=par('-lx20(m2)')
```




```

*****
m1 d1 g1 0 0 mn l=5e-6 w=20e-6 $creates capacitances for
+ vds=0.05
m2 d2 g1 0 0 mn l=5e-6 w=20e-6 $creates capacitances for
+ vds=0.80
*****

vd1 d1 0 dc 0.05
vd2 d2 0 dc 0.80
vg1 g1 0 dc 0.0
*
*****
*
.model mn nmos ( level = 2
+ vto = 1.0 gamma = 1.40 nsub = 7.20e15
+ tox = 9.77e-8 uo = 817 ucrit = 3.04e4
+ uexp = 0.102 neff = 1.74 phi = 0.6
+ vmax = 4.59e5 cj = 0 cjsw = 0 js = 0
+ capop=2 cf1=0.15 cf2=.2 cf3=.8 cf5=.666)
.end

```

Figure 8-21: CAPOP=2 Capacitances



CAPOP=3 — Gate Capacitances (Simpson Integration)

The CAPOP 3 model is the same set of equations and parameters as the CAPOP 2 model. The charges are obtained by Simpson numeric integration instead of the box integration found in CAPOP models 1, 2, and 6.

Gate capacitances are not constant values with respect to voltages. The capacitance values can best be described by the incremental capacitance:

$$C(v) = \frac{dq(v)}{dv}$$

where $q(v)$ is the charge on the capacitor and v is the voltage across the capacitor.

The formula for calculating the differential is difficult to derive. Furthermore, the voltage is required as the accumulated capacitance over time. The timewise formula is:

$$i(t) = \frac{dq(v)}{dt} = C(v) \cdot \frac{dv(t)}{dt}$$

The charge is:

$$q(v) = \int_0^v C(v) dv$$

For the calculation of current:

$$i(t) = \frac{dq(v)}{dt} = \left(\frac{d}{dt} \right) \int_0^v C(v) dv$$

For small intervals:

$$I(n+1) = \frac{dq(v)}{dt} = \frac{1}{t(n+1) - t(n)} \int_{V(n)}^{V(n+1)} C(v) dv$$

The integral has been approximated in SPICE by:

$$I(n+1) = \left(\frac{V(n+1) - V(n)}{t(n+1) - t(n)} \right) \cdot \left(\frac{C[V(n+1)] + C[V(n)]}{2} \right)$$

This last formula is the trapezoidal rule for integration over two points. The charge is approximated as the average capacitance times the change in voltage. If the capacitance is nonlinear, this approximation can be in error. To estimate the charge accurately, use Simpson's numerical integration rule. This method provides charge conservation control.

To use this model, set the model parameter CAPOP to 3 and use the existing CAPOP=2 model parameters. Modify the OPTIONS settings RELV (relative voltage tolerance), RELMOS (relative current tolerance for MOSFETs), and CVTOL (capacitor voltage tolerance). The default of 0.5 is a good nominal value for CVTOL. The option CVTOL sets the number of integration steps with the formula:

$$n = \frac{|V(n+1) - V(n)|}{CVTOL}$$

Using a large value for CVTOL decreases the number of integration steps for the time interval n to $n+1$; this yields slightly less accurate integration results. Using a small CVTOL value increases the computational load, and in some instances, severely.

CAPOP=4 — Charge Conservation Capacitance Model

The charge conservation method (See *Ward, Donald E. and Robert W. Dutton "A Charge-Oriented Model for MOS Transistor"*) is not implemented correctly into the SPICE2G.6 program. There are errors in the derivative of charges, especially in LEVEL 3 models. Also, channel charge partition is not continuous going from linear to saturation regions.

In the Avant! True-Hspice models, these problems are corrected. By specifying model parameter CAPOP=4, the level-dependent recommended charge conservation model is selected. The ratio of channel charge partitioning between drain and source is selected by the model parameter XQC.

For example, if $XQC=.4$ is set, then the saturation region 40% of the channel charge is associated to drain and the remaining 60% is associated to the source. In the linear region, the ratio is 50/50. An empirical equation is used to make a smooth transition from 50/50 (linear region) to 40/60 (saturation region).

Also, the capacitance coefficients, which are the derivative of gate, bulk, drain, and source charges, are continuous. Model LEVELs 2, 3, 4, 6, 7, and 13 have a charge conservation capacitance model that is invoked by setting $CAPOP=4$.

In the following example, only the charge conservation capacitance $CAPOP=4$ and the improved charge conservation capacitance $CAPOP=9$ for the model LEVEL 3 are compared. The capacitances CGS and CGD for $CAPOP=4$ model (SPICE2G.6) show discontinuity at the saturation and linear region boundary while the $CAPOP=9$ model does not have discontinuity. For the purpose of comparison, the modified Meyer capacitances ($CAPOP=2$) also is provided. The shape of CGS and CGD capacitances resulting from $CAPOP=9$ are much closer to those of $CAPOP=2$.

Example

```
FILE MCAP3.SP CHARGE CONSERVATION MOSFET CAPS., CAPOP=4,9 LEVEL=3
*
* CGGB = LX18(M) DERIVATIVE OF QG WITH RESPECT TO VGB.
* CGDB = LX19(M) DERIVATIVE OF QG WITH RESPECT TO VDB.
* CGSB = LX20(M) DERIVATIVE OF QG WITH RESPECT TO VSB.
* CBGB = LX21(M) DERIVATIVE OF QB WITH RESPECT TO VGB.
* CBDB = LX22(M) DERIVATIVE OF QB WITH RESPECT TO VDB.
* CBSB = LX23(M) DERIVATIVE OF QB WITH RESPECT TO VSB.
* CDGB = LX32(M) DERIVATIVE OF QD WITH RESPECT TO VGB.
* CDDB = LX33(M) DERIVATIVE OF QD WITH RESPECT TO VDB.
* CDSB = LX34(M) DERIVATIVE OF QD WITH RESPECT TO VSB.
* THE SIX NONRECIPROCAL CAPACITANCES CGB,CBG,CGS,CSG,CGD,AND CDG
* ARE DERIVED FROM THE ABOVE CAPACITANCE FACTORS.
*
.OPTIONS DCCAP=1 POST NOMOD
.PARAM XQC=0.4 CAPOP=4
.DC VGG -2 5 .02
.print CGB=PAR('LX18(M)+LX19(M)+LX20(M)')
+ CBG=PAR('-LX21(M)')
+ CGS=PAR('-LX20(M)')
+ CSG=PAR('LX18(M)+LX21(M)+LX32(M)')
+ CGD=PAR('-LX19(M)')
```

```

+ CDG=PAR('LX32(M)')
.print
+ CG =par('LX14(M)')
VDD D 0 2.5
VGG G 0 0
VBB B 0 -1
M D G 0 B MOS W=10U L=5U
.MODEL MOS NMOS LEVEL=3 COX=1E-4 VTO=.3 CAPOP=CAPOP
+ UO=1000 GAMMA=.5 PHI=.5 XQC=XQC
+ THETA=0.06 VMAX=1.9E5 ETA=0.3 DELTA=0.05 KAPPA=0.5 XJ=.3U
+ CGSO=0 CGDO=0 CGBO=0 CJ=0 JS=0 IS=0
*
.ALTER
.PARAM CAPOP=9
.END

```

Figure 8-22: CAPOP=4, 9 Capacitances for LEVEL 3 Model





Figure 8-23: CAPOP=2 Capacitances for LEVEL 3 Model

The following example tests the charge conservation capacitance model (Yang, P., B.D. Epler, and P.K. Chatterjee 'An Investigation of the Charge Conservation Problem') and compares the Meyer model and charge conservation model. As the following graph illustrates, the charge conservation model gives more accurate results.

Example

```
*FILE:CHRGUMP.SP CHARGE CONSERVATION TEST FOR CHARGE
      PUMP CIRCUIT
*TEST CIRCUIT OF A MOSFET CAPACITOR AND A LINEAR CAPACITOR
.OPTIONS ACCT LIST NOMOD POST
+ RELTOL=1E-3 ABSTOL=1E-6 CHGTOL=1E-14
.PARAM CAPOP=2
.OP
.TRAN 2NS 470NS SWEEP CAPOP POI 2 2,9
.IC V(S)=1
*
VIN G 0 PULSE 0 5 15NS 5NS 5NS 50NS 100NS
VBB 0 B PULSE 0 5 0NS 5NS 5NS 50NS 100NS
VDD D D- PULSE 0 5 25NS 5NS 5NS 50NS 100NS
```

```

*
RC D- S 10K
C2 S 0 10P
M1 D G S B MM W=3.5U L=5.5U
+AD=100P AS=100P PD=50U PS=50U NRD=1 NRS=1
*
.MODEL MM NMOS LEVEL=3 VTO=0.7 KP=50E-6 GAMMA=0.96
+PHI=0.5763 TOX=50E-9 NSUB=1.0E16 LD=0.5E-6
+VMAX=268139 THETA=0.05 ETA=1 KAPPA=0.5 CJ=1E-4
+CJSW=0.05E-9 RSH=20 JS=1E-8 PB=0.7
+CGD=0 CGS=0 IS=0 JS=0
+CAPOP=CAPOP
*
.PRINT TRAN VOUT=V(S) VIN=V(D) VBB=V(B)
+ VDD=V(D,D-)
.END

```

Figure 8-24: Charge Pump Circuit





Figure 8-25: Charge Conservation Test: CAPOP=2 or 9

The following example applies a pulse through a constant capacitance to the gate of MOS transistor. Ideally, if the model conserves charge, the voltage at node 20 should become zero when the input pulse goes to zero. Consequently, the model that provides voltage closer to zero for node 20 conserves the charge better. As results indicate, the CAPOP=4 model is better than the CAPOP=2 model.


This example also compares the charge conservation models in SPICE2G.6 and Avant! True-Hspice models. The results indicate that the True-Hspice models are more accurate.

Example

```

FILE MCAP2_A.SP
.OPTIONS SPICE NOMOD DELMAX=.25N
.PARAM CAPOP=4
.TRAN 1NS 40NS SWEEP CAPOP POI 2 4 2
.PRINT TRAN V(1) V(20)
VIN 1 0 PULSE (0V, 5V, 0NS, 5NS, 5NS, 5NS, 20NS)
CIN 1 20 1PF
RLEAK 20 0 1E+12
VDD 10 0 1.3
VBB 30 0 -1
M 10 20 0 30 MOS W=10U L=5U
.MODEL MOS NMOS LEVEL=2 TOX=250E-10 VTO=.3
+ UO=1000 LAMBDA=1E-3 GAMMA=.5 PHI=.5 XQC=.5
+ THETA=0.067 VMAX=1.956E5 XJ=.3U
+ CGSO=0 CGDO=0 CGBO=0
+ CJ=0 JS=0 IS=0
+ CAPOP=CAPOP
.END

```

Figure 8-26: Charge Conservation Test Circuit

CAPOP=5 — Gate Capacitance

If you use CAPOP=5 for no capacitors, then simulation does not calculate gate capacitance.

CAPOP=6 — AMI Gate Capacitance Model

Define:

$$v_{gst} = v_{gs} - \frac{(v_{th} + v_{fb})}{2}$$

$$c_{ox} = \frac{\epsilon_{ox}}{T_{OX} \cdot 1e-10} \cdot W_{eff} \cdot L_{eff}$$

The gate capacitance c_{gs} is calculated according to the equations below in the different regions.

$$0.5 \cdot (v_{th} + v_{fb}) > v_{gs}$$

$$c_{gs} = 0$$

$$0.5 \cdot (v_{th} + v_{fb}) < v_{gs} < v_{th}$$

For $v_{gst} < v_{ds}$,

$$c_{gs} = \frac{4}{3} \cdot \frac{c_{ox} \cdot v_{gst}}{v_{th} - v_{fb}}$$

For $v_{gst} > v_{ds}$,

$$c_{gs} = \arg \cdot \frac{4}{3} \cdot \frac{c_{ox} \cdot v_{gst}}{v_{th} - v_{fb}}$$

$$v_{gs} > v_{th}$$

For $v_{gst} < v_{ds}$,

$$c_{gs} = \frac{2}{3} \cdot c_{ox}$$

For $v_{gst} > v_{ds}$,

$$c_{gs} = \arg \cdot \frac{2}{3} \cdot c_{ox}$$

$$\arg = v_{gst} \cdot \frac{(3 \cdot v_{gst} - 2 \cdot v_{ds})}{(2 \cdot v_{gst} - v_{ds})^2}$$

The gate capacitance c_{gd} is calculated according to the equations below in the different regions.

$v_{gs} < v_{th}$

$$c_{gd} = 0$$

$v_{gs} > v_{th}$ and $v_{gst} < v_{ds}$

$$c_{gd} = 0$$

$v_{gs} > v_{th}$ and $v_{gst} > v_{ds}$

$$c_{gd} = \arg \cdot \frac{2}{3} \cdot c_{ox}$$

$$\arg = (3 \cdot v_{gst} - v_{ds}) \cdot \frac{(v_{gst} - v_{ds})}{(2 \cdot v_{gst} - v_{ds})^2}$$

The gate capacitance c_{gb} is combined with the calculation of both oxide capacitance and depletion capacitance as shown below.

$$c_{gb} = \frac{c_{gbx} \cdot c_d}{c_{gbx} + c_d}$$

Oxide capacitance c_{gbx} , is calculated as:

$$c_{gbx} = c_{ox} - c_{gs} - c_{gd}$$

Depletion capacitance c_d is voltage-dependent.

$$c_d = \frac{\epsilon_{si}}{w_d} \cdot W_{eff} \cdot L_{eff}$$

$$w_d = \left(\frac{2 \cdot \epsilon_{si} \cdot v_c}{q \cdot N_{SUB}} \right)^{1/2}$$

v_c = *The effective voltage from channel to substrate (bulk)*

The following shows the equations for v_c under various conditions:

$v_{gs} + v_{sb} < v_{fb}$

$$v_c = 0$$

$v_{gs} + v_{sb} > v_{fb}$

$$v_c = v_{gs} + v_{sb} - v_{fb}$$

$v_{gst} > 0$, $v_{gs} < v_{th}$, $v_{gst} < v_{ds}$

$$v_c = \frac{1}{2} \cdot (v_{th} - v_{fb}) + \frac{3}{2} \cdot v_{gst} + v_{sb}$$

$v_{gst} > 0$, $v_{gs} < v_{th}$, $v_{gst} > v_{ds}$

$$v_c = \frac{1}{2} \cdot (v_{th} - v_{fb}) + v_{gst} + \frac{1}{2} \cdot v_{ds} + v_{sb}$$

$v_{gs} > v_{th}$, $v_{gst} < v_{ds}$

$$v_c = v_{th} - v_{fb} + \frac{1}{2} \cdot v_{gst} + v_{sb}$$

$v_{gs} > v_{th}$, $v_{gst} > v_{ds}$

$$v_c = v_{th} - v_{fb} + \frac{1}{2} \cdot v_{ds} + v_{sb}$$

CAPOP=13 — BSIM1-based Charge-Conserving Gate Capacitance Model

See ‘[LEVEL 13 BSIM Model](#)’ on page 9-102.

CAPOP=39 — BSIM2 Charge-Conserving Gate Capacitance Model

See ‘[LEVEL 39 BSIM2 Model](#)’ on page 9-177.

Calculating Effective Length and Width for AC Gate Capacitance

For some MOS processes and parameter extraction methods, it is helpful to allow different L_{eff} and W_{eff} values for AC analysis than for DC analysis. For AC gate capacitance calculations, substitute model parameters LDAC and WDAC for LD and WD in L_{eff} and W_{eff} calculations. You can use LD and WD in L_{eff} and W_{eff} calculations for DC current.

To use LDAC and WDAC, enter XL, LD, LDAC, XW, WD, WDAC in the .MODEL statement. The model uses the following equations for DC current calculations.

$$L_{eff} = L + XL - 2 \cdot LD$$

$$W_{eff} = W + XW - 2 \cdot WD$$

and uses the following equations for AC gate capacitance calculations

$$L_{eff} = L + XL - 2 \cdot LDAC$$

$$W_{eff} = W + XW - 2 \cdot WDAC$$

The noise calculations use the DC W_{eff} and L_{eff} values.

Use LDAC and WDAC with the standard XL, LD, XW, and WD parameters. Do not use LDAC and WDAC with other parameters, such as DL0 and DW0.

Noise Models

This section describes how to use noise models.

Using Noise Parameters

Name (Alias)	Units	Default	Description
AF		1.0	Flicker noise exponent
KF		0.0	Flicker noise coefficient. Reasonable values for KF are in the range 1e-19 to 1e-25 V ² F.
NLEV		2.0	Noise equation selector
GDSNOI		1.0	Channel thermal noise coefficient (use with NLEV=3)

Using Noise Equations

The MOSFET model noise equations have a selector parameter, NLEV, that selects either the original SPICE flicker noise or an equation proposed by Gray and Meyer.

Thermal noise generation in the drain and source resistors is modeled by the two sources inrd and inrs (units amp/(Hz)^{1/2}), as shown in Figure 8-10. The values of these sources can be determined by:

$$\text{inrs} = \left(\frac{4kt}{rs} \right)^{1/2}$$

$$\text{inrd} = \left(\frac{4kt}{rd} \right)^{1/2}$$

Channel thermal noise and flicker noise are modeled by the current source ind and defined by the equation:

$$\text{ind}^2 = (\text{channel thermal noise})^2 + (\text{flicker noise})^2$$

If the model parameter NLEV is less than 3, then

$$\text{channel thermal noise} = \left(\frac{8kT \cdot g_m}{3} \right)^{1/2}$$

The above formula is used in both saturation and linear regions, which can lead to wrong results in the linear region. For example, at VDS=0, channel thermal noise becomes zero because gm=0. This calculation is physically impossible. If you set the NLEV model parameter to 3, simulation uses a different equation, which is valid in both linear and saturation regions. See *Tsivids, Yanis P., Operation and Modeling of the MOS Transistor, McGraw-Hill, 1987, p. 340.*

For NLEV=3,

$$\text{channel thermal noise} = \left(\frac{8kt}{3} \cdot \beta \cdot (v_{gs} - v_{th}) \cdot \frac{1 + a + a^2}{1 + a} \cdot \text{GDSNOI} \right)^{1/2}$$

where

$$a = 1 - \frac{v_{ds}}{v_{dsat}} \quad \text{Linear region}$$

$$a = 0 \quad \text{Saturation region}$$

The two parameters AF and KF are used in the small-signal AC noise analysis to determine the equivalent flicker noise current generator connected between drain and source.

NLEV=0 (SPICE):

$$\text{flicker noise} = \left(\frac{KF \cdot I_{ds}^{AF}}{COX \cdot L_{eff}^2 \cdot f} \right)^{1/2}$$

For NLEV=1 the L_{eff}^2 in the above equation is replaced by $W_{eff} \cdot L_{eff}$.

NLEV=2, 3:

$$\text{flicker noise} = \left(\frac{\text{KF} \cdot \text{gm}^2}{\text{COX} \cdot \text{Weff} \cdot \text{Leff} \cdot \text{f}^{\text{AF}}} \right)^{1/2}$$

Noise Summary Printout Definitions

$RD, V^2/Hz$	Output thermal noise due to drain resistor
$RS, V^2/Hz$	Output thermal noise due to source resistor
RX	Transfer function of channel thermal or flicker noise to the output. This is not a noise, it is a transfer coefficient, reflecting the contribution of channel thermal or flicker noise to the output.
$ID, V^2/Hz$	Output channel thermal noise: $ID = RX^2 \cdot (\text{channel thermal noise})^2$
$FN, V^2/Hz$	Output flicker noise: $FN = RX^2 \cdot (\text{flicker noise})^2$
$TOT, V^2/Hz$	Total output noise: $TOT = RD + RS + ID + FN$

Temperature Parameters and Equations

Temperature Parameters

The following temperature parameters apply to all MOSFET model levels and the associated bulk-to-drain and bulk-to-source MOSFET diode within the MOSFET model. The temperature equations used for the calculation of temperature effects on the model parameters are selected by the TLEV and TLEVC parameters.

Temperature Effects Parameters

Name (Alias)	Units	Default	Description
BEX		-1.5	Low field mobility, UO, temperature exponent
CTA	1/°K	0.0	Junction capacitance CJ temperature coefficient. Set TLEVC to 1 to enable CTA to override default temperature compensation.
CTP	1/°K	0.0	Junction sidewall capacitance CJSW temperature coefficient. Set TLEVC to 1 to enable CTP to override default temperature compensation.

Name (Alias)	Units	Default	Description
EG	eV		Energy gap for pn junction diode. Set default=1.11, for TLEV=0 or 1 and default=1.16, for TLEV=2. 1.17 – silicon 0.69 – Schottky barrier diode 0.67 – germanium 1.52 – gallium arsenide
FIEX		0	Bulk junction bottom grading coefficient
GAP1	eV/ °K	7.02e-4	First bandgap correction factor (from Sze, alpha term) 7.02e-4 – silicon 4.73e-4 – silicon 4.56e-4 – germanium 5.41e-4 – gallium arsenide
GAP2	°K	1108	Second bandgap correction factor (from Sze, beta term) 1108 – silicon 636 – silicon 210 – germanium 204 – gallium arsenide
LAMEX	1/°K	0	LAMBDA temperature coefficient
N		1.0	Emission coefficient
MJ		0.5	Bulk junction bottom grading coefficient
MJSW		0.33	Bulk junction sidewall grading coefficient

Name (Alias)	Units	Default	Description
PTA	V/°K	0.0	Junction potential PB temperature coefficient. Set TLEVC to 1 or 2 to enable PTA to override default temperature compensation.
PTC	V/°K	0.0	Fermi potential PHI temperature coefficient. Set TLEVC to 1 or 2 to enable PTC to override default temperature compensation.
PTP	V/°K	0.0	Junction potential PHP temperature coefficient. Set TLEVC to 1 or 2 to enable PTP to override default temperature compensation.
TCV	V/°K	0.0	Threshold voltage temperature coefficient. Typical values are +1mV for n-channel and -1mV for p-channel.
TLEV		0.0	Temperature equation level selector. Set TLEV=1 for ASPEC style – default is SPICE style. When you invoke the ASPEC option, the program sets TLEV for ASPEC.
TLEVC		0.0	Temperature equation level selector for junction capacitances and potentials, interacts with TLEV. Set TLEVC=1 for ASPEC style. Default is SPICE style. When you invoke the ASPEC option, the program sets TLEVC for ASPEC.
TRD	1/°K	0.0	Temperature coefficient for drain resistor
TRS	1/°K	0.0	Temperature coefficient for source resistor

Name (Alias)	Units	Default	Description
XTI		0.0	Saturation current temperature exponent. Use XTI=3 for silicon diffused junction. Set XTI=2 for Schottky barrier diode.

Using MOS Temperature Coefficient Sensitivity Parameters

Model levels 13 (BSIM1), 39 (BSIM2), and 28 (METAMOS) have length and width sensitivity parameters associated with them as shown in the following table. These parameters are used in conjunction with the Automatic Model Selector capability and enable more accurate modeling for various device sizes. The default value of each sensitivity parameter is zero to ensure backward compatibility.

Parameter	Description	Sensitivity Parameters		
		Length	Width	Product
BEX	Low field mobility, UO, temperature exponent	LBEX	WBEX	PBEX
FEX	Velocity saturation temperature exponent	LFEX	WFEX	PFEX
TCV	Threshold voltage temperature coefficient	LTCV	WTCV	PTCV
TRS	Temperature coefficient for source resistor	LTRS	WTRS	PTRS
TRD	Temperature coefficient for drain resistor	LTRD	WTRD	PTRD

Using Temperature Equations

This section describes how to use temperature equations.

Calculating Energy Gap Temperature Equations

To determine energy gap for temperature compensation use the equations:

TLEV = 0 or 1:

$$eg_{nom} = 1.16 - 7.02e-4 \cdot \frac{t_{nom}^2}{t_{nom} + 1108.0}$$

$$eg(t) = 1.16 - 7.02e-4 \cdot \frac{t^2}{t + 1108.0}$$

TLEV = 2:

$$eg_{nom} = EG - GAP1 \cdot \frac{t_{nom}^2}{t_{nom} + GAP2}$$

$$eg(t) = EG - GAP1 \cdot \frac{t^2}{t + GAP2}$$

Calculating Saturation Current Temperature Equations

$$isbd(t) = isbd(t_{nom}) \cdot e^{fac_{ln}/N}$$

$$isbs(t) = isbs(t_{nom}) \cdot e^{fac_{ln}/N}$$

where

$$fac_{ln} = \frac{eg_{nom}}{vt(t_{nom})} - \frac{eg(t)}{vt(t)} + XTI \cdot \ln\left(\frac{t}{t_{nom}}\right)$$

These *isbd* and *isbs* are defined in [‘MOSFET Diode Models’](#) on page 8-27.

Calculating MOS Diode Capacitance Temperature Equations

TLEV_C selects the temperature equation level for MOS diode capacitance.

TLEV=0:

$$PB(t) = PB \cdot \left(\frac{t}{t_{nom}}\right)^{-vt(t)} \cdot \left[3 \cdot \ln\left(\frac{t}{t_{nom}}\right) + \frac{eg_{nom}}{vt(t_{nom})} - \frac{eg(t)}{vt(t)}\right]$$

$$PHP(t) = PHP \cdot \left(\frac{t}{t_{nom}}\right)^{-vt(t)} \cdot \left[3 \cdot \ln\left(\frac{t}{t_{nom}}\right) + \frac{eg_{nom}}{vt(t_{nom})} - \frac{eg(t)}{vt(t)}\right]$$

$$CBD(t) = CBD \cdot \left[1 + MJ \cdot \left(400u \cdot \Delta t - \frac{PB(t)}{PB} + 1\right)\right]$$

$$CBS(t) = CBS \cdot \left[1 + MJ \cdot \left(400u \cdot \Delta t - \frac{PB(t)}{PB} + 1\right)\right]$$

$$CJ(t) = CJ \cdot \left[1 + MJ \cdot \left(400u \cdot \Delta t - \frac{PB(t)}{PB} + 1\right)\right]$$

$$CJSW(t) = CJSW \cdot \left[1 + MJSW \cdot \left(400u \cdot \Delta t - \frac{PHP(t)}{PHP} + 1\right)\right]$$

TLEV=1:

$$PB(t) = PB - PTA \cdot \Delta t$$

$$PHP(t) = PHP - PTP \cdot \Delta t$$

$$CBD(t) = CBD \cdot (1 + CTA \cdot \Delta t)$$

$$CBS(t) = CBS \cdot (1 + CTA \cdot \Delta t)$$

$$CJ = CJ \cdot (1 + CTA \cdot \Delta t)$$

$$CJSW = CJSW \cdot (1 + CTP \cdot \Delta t)$$

TLEV=2:

$$PB(t) = PB - PTA \cdot \Delta t$$

$$PHP(t) = PHP - PTP \cdot \Delta t$$

$$CBD(t) = CBD \cdot \left(\frac{PB}{PB(t)}\right)^{MJ}$$

$$CBS(t) = CBS \cdot \left(\frac{PB}{PB(t)}\right)^{MJ}$$

$$CJ(t) = CJ \cdot \left(\frac{PB}{PB(t)} \right)^{MJ}$$

$$CJSW(t) = CJSW \cdot \left(\frac{PHP}{PHP(t)} \right)^{MJSW}$$

TLEV=3:

$$PB(t) = PB + dpbdt \cdot \Delta t$$

$$PHP(t) = PHP + dphpdt \cdot \Delta t$$

$$CBD(t) = CBD \cdot \left(1 - 0.5 \cdot dpbdt \cdot \frac{\Delta t}{PB} \right)$$

$$CBS(t) = CBS \cdot \left(1 - 0.5 \cdot dpbdt \cdot \frac{\Delta t}{PB} \right)$$

$$CJ(t) = CJ \cdot \left(1 - 0.5 \cdot dpbdt \cdot \frac{\Delta t}{PB} \right)$$

$$CJSW(t) = CJSW \cdot \left(1 - 0.5 \cdot dphpdt \cdot \frac{\Delta t}{PHP} \right)$$

where for TLEV=0 or 1:

$$dpbdt = - \frac{\left[egnom + 3 \cdot vt(tnom) + (1.16 - egnom) \cdot \left(2 - \frac{tnom}{tnom + 1108} \right) - PB \right]}{tnom}$$

$$dphpdt = - \frac{\left[egnom + 3 \cdot vt(tnom) + (1.16 - egnom) \cdot \left(2 - \frac{tnom}{tnom + 1108} \right) - PHP \right]}{tnom}$$

TLEV=2:

$$dpbdt = - \frac{\left[egnom + 3 \cdot vt(tnom) + (EG - egnom) \cdot \left(2 - \frac{tnom}{tnom + GAP2} \right) - PB \right]}{tnom}$$

$$dphpdt = - \frac{\left[egnom + 3 \cdot vt(tnom) + (EG - egnom) \cdot \left(2 - \frac{tnom}{tnom + GAP2} \right) - PHP \right]}{tnom}$$

Calculating Surface Potential Temperature Equations

TLEVC=0:

$$PHI(t) = PHI \cdot \left(\frac{t}{tnom} \right) - vt(t) \cdot \left[3 \cdot \ln \left(\frac{t}{tnom} \right) + \frac{egnom}{vt(tnom)} - \frac{eg(t)}{vt(t)} \right]$$

TLEVC=1:

$$PHI(t) = PHI - PTC \cdot \Delta t$$

If the PHI parameter is not specified, it is calculated as:

$$PHI(t) = 2 \cdot vt(t) \cdot \ln \left(\frac{NSUB}{ni} \right)$$

The intrinsic carrier concentration, ni, must be temperature updated, and it is calculated from the silicon bandgap at room temperature.

$$ni = 145e16 \cdot \left(\frac{t}{tnom} \right)^{3/2} \cdot \exp \left[EG \cdot \left(\frac{t}{tnom} - 1 \right) \cdot \left(\frac{1}{2 \cdot vt(t)} \right) \right]$$

TLEVC=2:

$$PHI(t) = PHI - PTC \cdot \Delta t$$

TLEVC=3:

$$PHI(t) = PHI + dphidt \cdot \Delta t$$

where TLEV=0 or 1:

$$dphidt = - \frac{\left[egnom + 3 \cdot vt(tnom) + (1.16 - egnom) \cdot \left(2 - \frac{tnom}{tnom + 1108} \right) - PHI \right]}{tnom}$$

TLEV=2:

$$dphidt = - \frac{\left[egnom + 3 \cdot vt(tnom) + (EG - egnom) \cdot \left(2 - \frac{tnom}{tnom + GAP2} \right) - PHI \right]}{tnom}$$

Calculating Threshold Voltage Temperature Equations

The threshold temperature equations are:

TLEV=0:

$$vbi(t) = vbi(tnom) + \frac{PHI(t) - PHI}{2} + \frac{egnom - eg(t)}{2}$$

$$VTO(t) = vbi(t) + GAMMA \cdot (PHI(t))^{1/2}$$

TLEV=1:

$$VTO(t) = VTO - TCV \cdot \Delta t$$

$$vbi(t) = VTO(t) - GAMMA \cdot (PHI(t))^{1/2}$$

TLEV=2:

$$VTO(t) = VTO + \left(1 + \frac{GAMMA}{2 \cdot PHI^{1/2}} \right) \cdot dphidt \cdot \Delta t$$

$$vbi(t) = VTO(t) - GAMMA \cdot (PHI(t))^{1/2}$$

Calculating Mobility Temperature Equations

The MOS mobility temperature equations are:

$$UO(t) = UO \cdot \left(\frac{t}{tnom} \right)^{BEX}$$

$$KP(t) = KP \cdot \left(\frac{t}{tnom} \right)^{BEX}$$

$$F1(t) = F1 \cdot \left(\frac{t}{tnom} \right)^{F1EX}$$

Calculating Channel Length Modulation Temperature Equation

The LAMBDA is modified with temperature if model parameter LAMEX is specified.

$$\lambda_{\text{AMBDA}}(t) = \text{LAMBDA} \cdot (1 + \text{LAMEX} \cdot \Delta t)$$

Calculating Diode Resistance Temperature Equations

The following equation is an example of effective drain and source resistance:

$$R_D(t) = R_S \cdot (1 + \text{TRD} \cdot \Delta t)$$

$$R_S(t) = R_S \cdot (1 + \text{TRS} \cdot \Delta t)$$



Chapter 9

Selecting MOSFET Models: Level 1-40

Now that you know more about MOSFET models from [Chapter 8, “Introducing MOSFETs.”](#), you can more easily choose which type of models you require for your needs.

This chapter lists various MOSFET models, and provides the specifications for each model. This chapter includes the following topics:

- [LEVEL 1 IDS: Schichman-Hodges Model](#)
- [LEVEL 2 IDS: Grove-Frohman Model](#)
- [LEVEL 3 IDS: Empirical Model](#)
- [LEVEL 4 IDS: MOS Model](#)
- [LEVEL 5 IDS Model](#)
- [LEVEL 6 and LEVEL 7 IDS: MOSFET Model](#)
- [LEVEL 7 IDS Model](#)
- [LEVEL 8 IDS Model](#)
- [LEVEL 13 BSIM Model](#)
- [LEVEL 27 SOSFET Model](#)
- [LEVEL 28 Modified BSIM Model](#)
- [LEVEL 38 IDS: Cypress Depletion Model](#)
- [LEVEL 39 BSIM2 Model](#)
- [LEVEL 40 HP a-Si TFT Model](#)

The remaining True-Hspice MOSFET models are described in [Chapter 10, “Selecting MOSFET Models: Level 47-63.”](#)

LEVEL 1 IDS: Schichman-Hodges Model

This section describes the parameters and equations for the LEVEL 1 IDS: Schichman-Hodges model.

LEVEL 1 Model Parameters

The LEVEL 1 model parameters follow.

Basic Model Parameters

Name (Alias)	Units	Default	Description
LEVEL		1.0	DC model selector. LEVEL 1 is the Schichman-Hodges model.
COX	F/m ²	3.453e-4	Oxide capacitance per unit gate area. If COX is not specified, it is calculated from TOX.
KP (BET, BETA)	A/V ²		Intrinsic transconductance parameter. If KP is not specified and UO and TOX are entered, the parameter is computed from: $KP = UO \cdot COX$ The default=2.0718e-5 (NMOS), 8.632e-6 (PMOS).
LAMBDA (LAM, LA)	V ⁻¹	0.0	Channel-length modulation
TOX	m	1e-7	Gate oxide thickness
UO	cm ² /(V·s)		Carrier mobility

Effective Width and Length Parameters

Name (Alias)	Units	Default	Description
DEL	m	0.0	Channel length reduction on each side. $DEL_{scaled} = DEL \cdot SCALM$
LD (DLAT, LATD)	m		Lateral diffusion into channel from source and drain diffusion. <ul style="list-style-type: none"> ■ If LD and XJ are unspecified: LD Default=0.0 ■ If LD is unspecified but XJ is specified, LD is calculated as: LD Default=0.75 · XJ $LD_{scaled} = LD \cdot SCALM$
LDAC	m		This parameter is the same as LD, but if LDAC is in the .MODEL statement, it replaces LD in the Leff calculation for AC gate capacitance.
LMLT		1.0	Length shrink factor
WD	m	0.0	Lateral diffusion into channel from bulk along width $WD_{scaled} = WD \cdot SCALM$
WDAC	m		This parameter is the same as WD, but if WDAC is in the .MODEL statement, it replaces WD in the Weff calculation for AC gate capacitance.
WMLT		1.0	Diffusion layer and width shrink factor

Name (Alias)	Units	Default	Description
XJ	m	0.0	Metallurgical junction depth: $XJ_{\text{scaled}} = XJ \cdot \text{SCALM}$
XL (DL, LDEL)	m	0.0	Accounts for masking and etching effects: $XL_{\text{scaled}} = XL \cdot \text{SCALM}$
XW (DW, WDEL)	m	0.0	Accounts for masking and etching effects: $XW_{\text{scaled}} = XW \cdot \text{SCALM}$

Threshold Voltage Parameters

Name (Alias)	Units	Default	Description
GAMMA	$V^{1/2}$	0.5276	Body effect factor. If GAMMA is not specified, it is calculated from NSUB (See ‘Common Threshold Voltage Equations’ on page 8-52).
NFS (DFS, NF, DNF)	$\text{cm}^{-2} \cdot V^{-1}$	0.0	Fast surface state density
NSUB (DNB, NB)	cm^{-3}	1e15	Bulk surface doping. NSUB is calculated from GAMMA if not specified.
PHI	V	0.576	Surface inversion potential –PH is calculated from NSUB if not specified (See ‘Common Threshold Voltage Equations’ on page 8-52).
VTO (VT)	V		Zero-bias threshold voltage. If not specified, it is calculated. (See ‘Common Threshold Voltage Equations’ on page 8-52).

The LEVEL 1 MOSFET model should be used when accuracy is less important than simulation turn-around time. For digital switching circuits, especially when only a “qualitative” simulation of timing and function is needed, LEVEL 1 run-time can be about half that of a simulation using the LEVEL 2 model. The agreement in timing is approximately 10%. The LEVEL 1 model, however, results in severe inaccuracies in DC transfer functions of TTL-compatible input buffers, if these buffers are present in the circuit.

The channel-length modulation parameter LAMBDA is equivalent to the inverse of the Early voltage for the bipolar transistor. LAMBDA is a measure of the output conductance in saturation. When this parameter is specified, the MOSFET has a finite but constant output conductance in saturation. If LAMBDA is not input, the LEVEL 1 model assumes zero output conductance.

LEVEL 1 Model Equations

The LEVEL 1 model equations follow.

IDS Equations

In the LEVEL 1 model the carrier mobility degradation and the carrier saturation effect and weak inversion model are not included. This model determines the DC current as follows:

Cutoff Region, $v_{gs} \leq v_{th}$

$$I_{ds} = 0.0$$

Linear Region, $v_{ds} < v_{gs} - v_{th}$

$$I_{ds} = KP \cdot \frac{W_{eff}}{L_{eff}} \cdot (1 + LAMBDA \cdot v_{ds}) \cdot \left(v_{gs} - v_{th} - \frac{v_{ds}}{2} \right) \cdot v_{ds}$$

Saturation Region, $v_{ds} \geq v_{gs} - v_{th}$

$$I_{ds} = \frac{KP}{2} \cdot \frac{W_{eff}}{L_{eff}} \cdot (1 + LAMBDA \cdot v_{ds}) \cdot (v_{gs} - v_{th})^2$$

Effective Channel Length and Width

The model calculates the effective channel length and width from the drawn length and width as follows:

$$L_{\text{eff}} = L_{\text{scaled}} \cdot L_{\text{MLT}} + XL_{\text{scaled}} - 2 \cdot (LD_{\text{scaled}} + DEL_{\text{scaled}})$$

$$W_{\text{eff}} = M \cdot (W_{\text{scaled}} W_{\text{MLT}} + XW_{\text{scaled}} - 2 \cdot WD_{\text{scaled}})$$

Threshold Voltage, v_{th}

$$v_{sb} \geq 0$$

$$v_{th} = v_{bi} + \text{GAMMA} \cdot (\text{PHI} + v_{sb})^{1/2}$$

$$v_{sb} < 0$$

$$v_{th} = v_{bi} + \text{GAMMA} \cdot \left(\text{PHI}^{1/2} + 0.5 \frac{v_{sb}}{\text{PHI}^{1/2}} \right)$$

Where the built-in voltage v_{bi} is defined as:

$$v_{bi} = v_{fb} + \text{PHI}$$

or

$$v_{bi} = \text{VTO} - \text{GAMMA} \cdot \text{PHI}^{1/2}$$

Note: See ‘[Common Threshold Voltage Equations](#)’ on page 8-52, for calculation of VTO, GAMMA, and PHI if they are not specified.

Saturation Voltage, v_{sat}

The saturation voltage for the LEVEL 1 model is due to channel pinch off at the drain side and is computed by:

$$V_{sat} = V_{gs} - V_{th}$$

In the LEVEL 1 model, the carrier velocity saturation effect is not included.

LEVEL 2 IDS: Grove-Frohmman Model

This section describes the parameters and equations for the LEVEL 2 IDS: Grove-Frohmman model.

LEVEL 2 Model Parameters

The LEVEL 2 model parameters follow.

Basic Model Parameters

Name (Alias)	Units	Default	Description
LEVEL		1.0	DC model selector. LEVEL 2 is the Grove-Frohmman model.
COX	F/m ²	3.453e-4	Oxide capacitance per unit gate area. This parameter is calculated from TOX if not specified.
ECRIT (ESAT)	V/cm	0.0	Critical electric field for carrier velocity saturation. From Grove:electrons 6e4 holes 2.4e4 Use zero to indicate an infinite value. ECRIT is preferred over VMAX because the equation is more stable. ECRIT is estimated as: $\text{ECRIT} = 100 \cdot (\text{VMAX} / \text{UO})$
KP (BET, BETA)	A/V ²	2.0e-5	Intrinsic transconductance. If KP is not specified and UO and TOX are entered, KP is calculated from $\text{KP} = \text{UO} \cdot \text{COX}$

Name (Alias)	Units	Default	Description
LAMBDA (LAM, LA)	V ⁻¹	0.0	Channel length modulation
NEFF		1.0	Total channel charge (fixed and mobile) coefficient
TOX	m	1e-7	Gate oxide thickness
VMAX (VMX, VSAT)	m/s	0.0	Maximum drift velocity of carriers. Use zero to indicate an infinite value.

Effective Width and Length Parameters

Name (Alias)	Units	Default	Description
DEL	m	0.0	Channel-length reduction on each side: $DEL_{scaled} = DEL \cdot SCALM$
LD (DLAT, LADT)	m		Lateral diffusion into channel from source and drain diffusion. <ul style="list-style-type: none"> ■ If LD and XJ are unspecified, LD default=0.0 ■ If LD is unspecified but XJ is specified, LD is calculated from: XJ. Default=0.75 · XJ $LD_{scaled} = LD \cdot SCALM$
LDAC	m		This parameter is the same as LD, but if LDAC is included in the .MODEL statement, it replaces LD in the Leff calculation for AC gate capacitance.

Name (Alias)	Units	Default	Description
LMLT		1.0	Length shrink factor
LREF	m	0.0	Channel length reference $\text{LREF}_{\text{scaled}} = \text{LREF} \cdot \text{SCALM}$
WD	m	0.0	Lateral diffusion into channel from bulk along width $\text{WD}_{\text{scaled}} = \text{WD} \cdot \text{SCALM}$
WDAC	m		This parameter is the same as WD, but if WDAC is included in the .MODEL statement, it replaces WD in the Weff calculation for AC gate capacitance.
WMLT		1.0	Diffusion layer and width shrink factor
WREF	m	0.0	Channel width reference $\text{WREF}_{\text{scaled}} = \text{WREF} \cdot \text{SCALM}$
XJ	m	0.0	Metallurgical junction depth $\text{XJ}_{\text{scaled}} = \text{XJ} \cdot \text{SCALM}$
XL (DL, LDEL)	m	0.0	Length bias accounts for masking and etching effects $\text{XL}_{\text{scaled}} = \text{XL} \cdot \text{SCALM}$
XW (DW, WDEL)	m	0.0	Width bias accounts for masking and etching effects $\text{XW}_{\text{scaled}} = \text{XW} \cdot \text{SCALM}$

Threshold Voltage Parameters

Name (Alias)	Units	Default	Description
DELTA		0.0	Narrow width factor for adjusting threshold
GAMMA	$V^{1/2}$	0.5276	Body effect factor. This parameter is calculated from NSUB if not specified (see ‘ Common Threshold Voltage Equations ’ on page 8-52).
LND	$\mu m/V$	0.0	ND length sensitivity
LN0	μm	0.0	N0 length sensitivity
ND	V^{-1}	0.0	Drain subthreshold factor
N0		0.0	Gate subthreshold factor. Typical value=1.
NFS (DFS, NF, DNF)	$cm^{-2} \cdot V^{-1}$	0.0	Fast surface state density
NSUB (DNB, NB)	cm^{-3}	1e15	Bulk surface doping. If NSUB is not specified, it is calculated from GAMMA.
PHI	V	0.576	Surface inversion potential. If PHI is not specified, it is calculated from NSUB (see ‘ Common Threshold Voltage Equations ’ on page 8-52).
VTO(VT)	V		Zero-bias threshold voltage. If it is not specified, it is calculated (see ‘ Common Threshold Voltage Equations ’ on page 8-52).
WIC		0.0	Subthreshold model selector
WND	$\mu m/V$	0.0	ND width sensitivity.
WN0	μm	0.0	N0 width sensitivity

Mobility Parameters

Name (Alias)	Units	Default	Description
MOB		0.0	<p>Mobility equation selector. This parameter can be set to MOB=0 or MOB=7. If MOB=7, the model is changed, which also affects the channel length calculation.</p> <hr/> <p>Note: MOB=7 operates as a flag. It invokes the channel length modulation and mobility equations of MOSFET LEVEL 3.</p> <hr/>
THETA	V ⁻¹	0.0	Mobility modulation. THETA is used only when MOB=7. A typical value in this application is THETA=5e-2.
UCRIT	V/cm	1.0e4	Critical field for mobility degradation, UCRIT. The parameter is the limit at which the surface mobility UO begins to decrease in accordance with the empirical relation given later.
UEXP (F2)		0.0	Critical field exponent in the empirical formula which characterizes surface mobility degradation
UO (UB, UBO)	cm ² / (V·s)	600 (N) 250 (P)	Low-field bulk mobility. This parameter is calculated from KP if KP is input.

Name (Alias)	Units	Default	Description
UTRA		0.0	Transverse field coefficient <hr/> Note: Standard SPICE does not use UTRA. Avant! in-circuit simulators, such as Star-Hspice and Star-Sim (and their XT versions), can use it if supplied, but simulation issues a warning, because UTRA can hinder convergence. <hr/>

The mobility parameters are best determined by curve fitting. In most cases UTRA should be specified between 0.0 and 0.5. Nonzero values for UTRA can result in negative resistance regions at the onset of saturation.

LEVEL 2 Model Equations

The LEVEL 2 model equations follow.

IDS Equations

The following section describes the way the LEVEL 2 MOSFET model calculates the drain current of n-channel and p-channel MOSFETs.

Cutoff Region, $V_{gs} \leq V_{th}$

$$I_{ds} = 0 \quad (\text{see subthreshold current})$$

On Region, $v_{gs} > v_{th}$

$$I_{ds} = \beta \cdot \left\{ \left(v_{gs} - v_{bi} - \frac{\eta \cdot v_{de}}{2} \right) \cdot v_{de} - \frac{2}{3} \cdot \gamma \cdot [(PHI + v_{de} + v_{sb})^{3/2} - (PHI + v_{sb})^{3/2}] \right\}$$

where:

$$v_{de} = \min(v_{ds}, v_{dsat})$$

$$\eta = 1 + DELTA \cdot \frac{\pi \cdot \epsilon_{si}}{4 \cdot COX \cdot W_{eff}}$$

$$\beta = KP \cdot \frac{W_{eff}}{L_{eff}}$$

Effective Channel Length and Width

The model calculates effective channel length and width from the drawn length and width as follows:

$$L_{eff} = L_{scaled} \cdot LMLT + XL_{scaled} - 2 \cdot (LD_{scaled} + DEL_{scaled})$$

$$W_{eff} = M \cdot (W_{scaled} \cdot WMLT + XW_{scaled} - 2 \cdot WD_{scaled})$$

$$LREF_{eff} = LREF_{scaled} \cdot LMLT + XL_{scaled} - 2 \cdot (LD_{scaled} + DEL_{scaled})$$

$$WREF_{eff} = M \cdot (WREF_{scaled} \cdot WMLT + XW_{scaled} - 2 \cdot WD_{scaled})$$

Threshold Voltage, v_{th}

The model parameter VTO is an extrapolated zero-bias threshold voltage of a large device. The effective threshold voltage, including the device size effects and the terminal voltages, is calculated by:

$$v_{th} = v_{bi} + \gamma \cdot (PHI + v_{sb})^{1/2}$$

where:

$$v_{bi} = VTO - GAMMA \cdot (PHI)^{1/2} + (\eta - 1) \cdot (PHI + v_{sb})$$

The narrow width effect is included through v_{bi} and η . To include the narrow width effect, specify the model parameter DELTA. The short-channel effect is included through the effective γ . To include short-channel effects, the model parameter XJ must be greater than zero. Then:

$$\gamma = GAMMA \cdot \left\{ 1 - \frac{XJ_{scaled}}{2 \cdot L_{eff}} \cdot \left[\left(1 + \frac{2 \cdot W_s}{XJ_{scaled}} \right)^{1/2} + \left(1 + \frac{2 \cdot W_d}{XJ_{scaled}} \right)^{1/2} - 2 \right] \right\}$$

The depletion widths, W_s and W_d , are determined by:

$$W_s = \left[\frac{2 \cdot E_{si}}{q \cdot NSUB} \cdot (PHI + v_{sb}) \right]^{1/2}$$

$$W_d = \left[\frac{2 \cdot E_{si}}{q \cdot NSUB} \cdot (PHI + v_{ds} + v_{sb}) \right]^{1/2}$$

Simulation calculates parameters such as VTO, GAMMA, and PHI unless you specify them. The model uses these parameters to calculate threshold voltage. (See ‘[Common Threshold Voltage Equations](#)’ on page 8-52).

Saturation Voltage, v_{dsat}

If you do not specify the model parameter VMAX, the program computes the saturation voltage due to channel pinch off at the drain side. By including the corrections for small-size effects, v_{sat} is:

$$v_{sat} = \frac{v_{gs} - v_{bi}}{\eta} + \frac{1}{2} \left(\frac{\gamma}{\eta} \right)^2 \cdot \left\{ 1 - \left[1 + 4 \cdot \left(\frac{\eta}{\gamma} \right)^2 \cdot \left(\frac{v_{gs} - v_{bi}}{\eta} + \text{PHI} + v_{sb} \right) \right]^{1/2} \right\}$$

$$v_{dsat} = v_{sat}$$

If you specify ECRIT, the program modifies v_{sat} to include carrier velocity saturation effect.

$$v_{dsat} = v_{sat} + v_c - (v_{sat}^2 + v_c^2)^{1/2}$$

where:

$$v_c = \text{ECRIT} \cdot L_{eff}$$

Note: If VMAX is specified, a different v_{dsat} calculation is performed. Refer to the Vladimirescu document¹ for details.

Mobility Reduction, u_{eff}

The mobility of carriers in the channel decreases as the carriers' speeds approach their scattering limited velocity. The mobility degradation for the LEVEL 2 MOS model uses two different equations, depending on the mobility equation selector value of MOB.

If MOB=0, (default):

$$\mu_{eff} = \mu_0 \cdot \left[\frac{\text{UCRIT} \cdot E_{si}}{\text{COX} \cdot (v_{gs} - v_{th} - \text{UTRA} \cdot v_{ds})} \right]^{\text{UEXP}}$$

Because u_{eff} is less than μ_0 , the program uses the above equation if the bracket term is less than one; otherwise the program uses $u_{eff}=\mu_0$.

If MOB=7, THETA≠0

$$u_{\text{eff}} = \frac{UO}{1 + \text{THETA} \cdot (v_{\text{gs}} - v_{\text{th}})}$$

$v_{\text{gs}} < v_{\text{th}}$, $u_{\text{eff}} = UO$

If MOB=7, THETA=0

$$u_{\text{eff}} = UO \cdot \left[\frac{\text{UCRIT} \cdot E_{\text{si}}}{\text{COX} \cdot (v_{\text{gs}} - v_{\text{th}})} \right]^{\text{UEXP}}$$

If MOB=7, VMAX>0

$$u_{\text{eff}} = \frac{u_{\text{eff}}}{1 + u_{\text{eff}} \cdot \frac{v_{\text{de}}}{\text{VMAX} \cdot L_{\text{eff}}}}$$

Channel Length Modulation

The LEVEL 2 MOS model includes the channel length modulation effect by modifying the I_{ds} current as follows:

$$I_{\text{ds}} = \frac{I_{\text{ds}}}{1 - \lambda \cdot v_{\text{ds}}}$$

The model calculates the value of λ if you do not specify the LAMBDA model parameter.

LAMBDA>0

$$\lambda = \text{LAMBDA}$$

VMAX>0, NSUB >0, and LAMBDA ≤0

$$\lambda = \frac{X_d}{\text{NEFF}^{1/2} \cdot L_{\text{eff}} \cdot v_{\text{ds}}} \cdot \left\{ \left[\left(\frac{\text{VMAX} \cdot X_d}{2 \cdot \text{NEFF}^{1/2} \cdot u_{\text{eff}}} \right)^2 + v_{\text{ds}} - v_{\text{dsat}} \right]^{1/2} - \frac{\text{VMAX} \cdot X_d}{2 \cdot \text{NEFF}^{1/2} \cdot u_{\text{eff}}} \right\}$$

VMAX=0, NSUB>0, and LAMBDA ≤0

If MOB=0

$$\lambda = \frac{X_d}{L_{\text{eff}} \cdot v_{\text{ds}}} \cdot \left\{ \frac{v_{\text{ds}} - v_{\text{dsat}}}{4} + \left[1 + \left(\frac{v_{\text{ds}} - v_{\text{dsat}}}{4} \right)^2 \right]^{1/2} \right\}^{1/2}$$

If MOB=7

$$\lambda = \frac{X_d}{L_{\text{eff}} \cdot v_{\text{ds}}} \cdot \left\{ \left[\frac{v_{\text{ds}} - v_{\text{dsat}}}{4} + \left(1 + \left(\frac{v_{\text{ds}} - v_{\text{dsat}}}{4} \right)^2 \right)^{1/2} \right]^{1/2} - 1 \right\}$$

where X_d is defined by:

$$X_d = \left(\frac{2 \cdot E_{\text{si}}}{q \cdot \text{NSUB}} \right)^{1/2}$$

The above equations do not include the effect of the field between gate and drain and gate and pinch-off point, respectively. They tend to overestimate the output conductance in the saturation region.

The modification of I_{ds} by factor $(1 - \lambda \cdot v_{\text{ds}})$ is equivalent to replacing L_{eff} with:

$$L_e = L_{\text{eff}} - \lambda \cdot v_{\text{ds}} \cdot L_{\text{eff}}$$

To prevent the channel length (L_e) from becoming negative, the value of L_e is limited.

If $L_e < xwb$, then L_e is replaced by:

$$\frac{xwb}{1 + \frac{xwb - L_e}{xwb}}$$

where:

$$xwb = X_d \cdot \text{PB}^{1/2}$$

Subthreshold Current, I_{ds}

This region of operation is characterized by the fast surface states model parameter, NFS. For NFS>0 the model determines the modified threshold voltage (von) as follows:

$$v_{on} = v_{th} + fast$$

where:

$$fast = v_t \cdot \left[\eta + (PHI + v_{sb})^{1/2} \cdot \frac{\partial \gamma}{\partial v_{sb}} + \frac{\gamma}{2 \cdot (PHI + v_{sb})^{1/2}} + \frac{q \cdot NFS}{COX} \right]$$

and v_t is the thermal voltage.

The I_{ds} current for $v_{gs} < v_{on}$ is given by:

$$I_{ds} = I_{ds}(v_{on}, v_{de}, v_{sb}) \cdot e^{\frac{v_{gs} - v_{on}}{fast}}$$

$v_{gs} \geq v_{on}$

$$I_{ds} = I_{ds}(v_{gs}, v_{de}, v_{sb})$$

where:

$$v_{de} = \min(v_{ds}, v_{dsat})$$

Note: The modified threshold voltage (von), due to NFS specification, is also used in strong inversion instead of v_{th} , mainly in the mobility equations.

If WIC=3, the model calculates the subthreshold current differently. In this case the I_{ds} current is:

$$I_{ds} = I_{ds}(v_{gs}, v_{de}, v_{sb}) + isub(N0_{eff}, ND_{eff}, v_{gs}, v_{ds})$$

The $N0_{eff}$ and ND_{eff} are functions of effective device width and length.

LEVEL 3 IDS: Empirical Model

This sections provides the LEVEL 3 IDS: Empirical model parameters and equations.

LEVEL 3 Model Parameters

The LEVEL 3 model parameters follow.

Basic Model Parameters

Name (Alias)	Units	Default	Description
LEVEL		1.0	DC model selector. LEVEL=3 is an empirical model.
COX	F/m ²	3.453e-4	Oxide capacitance per unit gate area. If this parameter is not specified, it is calculated from TOX.
DERIV		1	Derivative method selector: <ul style="list-style-type: none"> ■ DERIV=0: analytic ■ DERIV=1: finite difference
KAPPA	V ⁻¹	0.2	Saturation field factor. The channel length modulation equation uses this parameter.
KP (BET, BETA)	A/V ²	2.0e-5	Intrinsic transconductance parameter. If this parameter is not specified and UO and TOX are entered, KP is calculated from $KP = UO \cdot COX$
TOX	m	1e-7	Gate oxide thickness
VMAX (VMX)	m/s	0.0	Maximum drift velocity of carriers. Use zero to indicate an infinite value.

Effective Width and Length Parameters

Name (Alias)	Units	Default	Description
DEL	m	0.0	Channel length reduction on each side $DEL_{scaled} = DEL \cdot SCALM$
LD (DLAT, LATD)	m		Lateral diffusion into channel from source and drain diffusion, <ul style="list-style-type: none"> ■ If LD and XJ are unspecified, LD Default= 0.0 ■ If LD is unspecified but XJ is specified, LD is calculated from XJ as $LD = 0.75 \cdot XJ$
LDAC	m		This parameter is the same as LD, but if LDAC is included in the .MODEL statement, it replaces LD in the L_{eff} calculation for AC gate capacitance.
LREF	m	0.0	Channel length reference $LREF_{scaled} = LREF \cdot SCALM$
LMLT		1.0	Length shrink factor
WD	m	0.0	Lateral diffusion into channel width from bulk $WD_{scaled} = WD \cdot SCALM$
WDAC	m		This parameter is the same as WD, but if WDAC is included in the .MODEL statement, it replaces WD in the W_{eff} calculation for AC gate capacitance.
WMLT		1.0	Diffusion layer and width shrink factor

Name (Alias)	Units	Default	Description
WREF	m	0.0	Channel width reference $\text{WREF}_{\text{scaled}} = \text{WREF} \cdot \text{SCALM}$
XJ	m	0.0	Metallurgical junction depth $\text{XJ}_{\text{scaled}} = \text{XJ} \cdot \text{SCALM}$
XL (DL, LDEL)	m	0.0	Length bias accounts for masking and etching effects $\text{XL}_{\text{scaled}} = \text{XL} \cdot \text{SCALM}$
XW (DW, WDEL)	m	0.0	Width bias accounts for masking and etching effects $\text{XW}_{\text{scaled}} = \text{XW} \cdot \text{SCALM}$

Threshold Voltage Parameters

Name (Alias)	Units	Default	Description
DELTA		0.0	Narrow width factor for adjusting threshold
ETA		0.0	Static feedback factor for adjusting threshold
GAMMA	$\text{V}^{1/2}$	0.5276	Body effect factor. This parameter is calculated from NSUB if not specified (See ‘Common Threshold Voltage Equations’ on page 8-52).
LND	$\mu\text{m}/\text{V}$	0.0	ND length sensitivity
LN0	μm	0.0	N0 length sensitivity
ND	V^{-1}	0.0	Drain subthreshold factor

Name (Alias)	Units	Default	Description
N0		0.0	Gate subthreshold factor (typical value=1)
NFS (DFS,NF, DNF)	$\text{cm}^{-2} \cdot \text{V}^{-1}$	0.0	Fast surface state density
NSUB (DNB, NB)	cm^{-3}	1e15	Bulk surface doping. This parameter is calculated from GAMMA if not specified.
PHI	V	0.576	Surface inversion potential. This parameter is calculated from NSUB if not specified (see ‘Common Threshold Voltage Equations’ on page 8-52).
VTO (VT)	V		Zero-bias threshold voltage. This parameter is calculated if not specified (see ‘Common Threshold Voltage Equations’ on page 8-52).
WIC		0.0	Sub-threshold model selector
WND	$\mu\text{m}/\text{V}$	0.0	ND width sensitivity
WN0	μm	0.0	N0 width sensitivity

Mobility Parameters

Name (Alias)	Units	Default	Description
THETA	V^{-1}	0.0	Mobility degradation factor
UO (UB,UBO)	$\text{cm}^2/(\text{V} \cdot \text{s})$	600(N) 250(P)	Low field bulk mobility. This parameter is calculated from KP if KP is specified.

LEVEL 3 Model Equations

The LEVEL 3 model equations follow.

IDS Equations

The following describes the way the LEVEL 3 MOSFET model calculates the drain current, I_{ds} .

Cutoff Region, $v_{gs} \leq v_{th}$

$$I_{ds} = 0 \quad (\text{See subthreshold current})$$

On Region, $v_{gs} > v_{th}$

$$I_{ds} = \beta \cdot \left(v_{gs} - v_{th} - \frac{1 + fb}{2} \cdot v_{de} \right) \cdot v_{de}$$

where:

$$\begin{aligned} \beta &= KP \cdot \frac{W_{eff}}{L_{eff}} \\ &= u_{eff} \cdot COX \cdot \frac{W_{eff}}{L_{eff}} \end{aligned}$$

$$v_{de} = \min(v_{ds}, v_{dsat})$$

and:

$$fb = f_n + \frac{GAMMA \cdot f_s}{4 \cdot (PHI + v_{sb})^{1/2}}$$

Note: In the above equation the factor 4 should be 2, but because SPICE uses a factor of 4, this model uses a factor of 4 as well.

The narrow width effect is included through the f_n parameter:

$$f_n = \frac{\text{DELTA}}{W_{\text{eff}}} \cdot \frac{1}{4} \cdot \frac{2\pi \cdot E_{\text{si}}}{\text{COX}}$$

The term f_s expresses the effect of the short channel and is determined as:

$$f_s = 1 - \frac{XJ_{\text{scaled}}}{L_{\text{eff}}} \cdot \left\{ \frac{LD_{\text{scaled}} + W_c}{XJ_{\text{scaled}}} \cdot \left[1 - \left(\frac{W_p}{XJ_{\text{scaled}} + W_p} \right)^2 \right]^{1/2} - \frac{LD_{\text{scaled}}}{XJ_{\text{scaled}}} \right\}$$

$$W_p = X_d \cdot (\text{PHI} + v_{\text{sb}})^{1/2}$$

$$X_d = \left(\frac{2 \cdot E_{\text{si}}}{q \cdot \text{NSUB}} \right)^{1/2}$$

$$W_c = XJ_{\text{scaled}} \cdot \left[0.0631353 + 0.8013292 \cdot \left(\frac{W_p}{XJ_{\text{scaled}}} \right) - 0.01110777 \cdot \left(\frac{W_p}{XJ_{\text{scaled}}} \right)^2 \right]$$

Effective Channel Length and Width

The model determines effective channel length and width in the LEVEL 3 model as follows:

$$L_{\text{eff}} = L_{\text{scaled}} \cdot \text{LMLT} + XL_{\text{scaled}} - 2 \cdot (LD_{\text{scaled}} + DEL_{\text{scaled}})$$

$$W_{\text{eff}} = M \cdot (W_{\text{scaled}} \cdot \text{WMLT} + XW_{\text{scaled}} - 2 \cdot WD_{\text{scaled}})$$

$$\text{LREF}_{\text{eff}} = \text{LREF}_{\text{scaled}} \cdot \text{LMLT} + XL_{\text{scaled}} - 2 \cdot (LD_{\text{scaled}} + DEL_{\text{scaled}})$$

$$\text{WREF}_{\text{eff}} = M \cdot (\text{WREF}_{\text{scaled}} \cdot \text{WMLT} + XW_{\text{scaled}} - 2 \cdot WD_{\text{scaled}})$$

Threshold Voltage, v_{th}

The effective threshold voltage, including the device size and terminal voltage effects, is calculated by:

$$v_{th} = v_{bi} - \frac{8.14e-22 \cdot \text{ETA}}{\text{COX} \cdot L_{eff}^3} \cdot v_{ds} + \text{GAMMA} \cdot f_s \cdot (\text{PHI} + v_{sb})^{1/2} + f_n \cdot (\text{PHI} + v_{sb})$$

where:

$$v_{bi} = v_{fb} + \text{PHI}$$

or

$$v_{bi} = \text{VTO} - \text{GAMMA} \cdot \text{PHI}^{1/2}$$

The VTO is the extrapolated zero-bias threshold voltage of a large device. If VTO, GAMMA, and PHI are not specified, simulation computes them (see [‘Common Threshold Voltage Equations’ on page 8-52](#)).

Saturation Voltage, v_{dsat}

The LEVEL 3 model determines saturation voltage due to channel pinch-off at the drain side. The model uses the VMAX parameter to include the reduction of the saturation voltage due to carrier velocity saturation effect.

$$v_{sat} = \frac{v_{gs} - v_{th}}{1 + f_b}$$

$$v_{dsat} = v_{sat} + v_c - (v_{sat}^2 + v_c^2)^{1/2}$$

where:

$$v_c = \frac{\text{VMAX} \cdot L_{eff}}{u_s}$$

The surface mobility parameter “ u_s ” is defined in the next section. If the model parameter VMAX is not specified, then:

$$v_{dsat} = v_{sat}$$

Effective Mobility, u_{eff}

The model defines the carrier mobility reduction due to the normal field as the effective surface mobility (u_s).

$$v_{gs} > v_{th}$$

$$u_s = \frac{UO}{1 + THETA \cdot (v_{gs} - v_{th})}$$

The model determines the degradation of mobility due to the lateral field and the carrier velocity saturation if you specify the VMAX model parameter.

$$VMAX > 0$$

$$u_{eff} = \frac{u_s}{1 + \frac{v_{de}}{v_c}}$$

otherwise,

$$u_{eff} = u_s$$

Channel Length Modulation

For $v_{ds} > v_{dsat}$, the channel length modulation factor is computed. The model determines the channel length reduction (ΔL) differently, depending on the VMAX model parameter value.

$$VMAX = 0$$

$$\Delta L = X_d \cdot [KAPPA \cdot (v_{ds} - v_{dsat})]^{1/2}$$

$$VMAX > 0$$

$$\Delta L = -\frac{E_p \cdot X_d^2}{2} + \left[\left(\frac{E_p \cdot X_d^2}{2} \right)^2 + KAPPA \cdot X_d^2 \cdot (v_{ds} - v_{dsat}) \right]^{1/2}$$

where E_p is the lateral electric field at the pinch off point. Its value is approximated by:

$$E_p = \frac{v_c \cdot (v_c + v_{dsat})}{L_{eff} \cdot v_{dsat}}$$

The current I_{ds} in the saturation region is computed as:

$$I_{ds} = \frac{I_{ds}}{1 - \frac{\Delta L}{L_{eff}}}$$

In order to prevent the denominator from going to zero, the ΔL value is limited, as follows:

If

$$\Delta L > \frac{L_{eff}}{2}$$

then

$$\Delta L = L_{eff} - \frac{\left(\frac{L_{eff}}{2}\right)^2}{\Delta L}$$

Subthreshold Current, I_{ds}

This region of operation is characterized by the model parameter for fast surface state (NFS). The modified threshold voltage (v_{on}) is determined as follows:

NFS>0

$$v_{on} = v_{th} + fast$$

where:

$$fast = v_{tm} \cdot \left[1 + \frac{q \cdot NFS}{COX} + \frac{GAMMA \cdot f_s \cdot (PHI + v_{sb})^{1/2} + f_n \cdot (PHI + v_{sb})}{2 \cdot (PHI + v_{sb})} \right]$$

The current I_{ds} is given by:

$$v_{gs} < v_{on}$$

$$I_{ds} = I_{ds}(v_{on}, v_{de}, v_{sb}) \cdot e^{\frac{v_{gs} - v_{on}}{\text{fast}}}$$

$$v_{gs} \geq v_{on}$$

$$I_{ds} = I_{ds}(v_{gs}, v_{de}, v_{sb})$$

Note: The model does not use the modified threshold voltage in strong inversion.

If WIC=3, the model calculates subthreshold current differently. In this case, the I_{ds} current is:

$$I_{ds} = I_{ds}(v_{gs}, v_{de}, v_{sb}) + \text{isub}(N0_{\text{eff}}, ND_{\text{eff}}, v_{gs}, v_{ds})$$

Subthreshold current isub for LEVEL=3 is the same as for LEVEL=13 (see [Subthreshold Current \$i_{ds}\$ on page 9-116](#)).

$N0_{\text{eff}}$ and ND_{eff} are functions of effective device width and length.

Compatibility Notes

This section describes compatibility issues.

Avant! True-Hspice Model versus SPICE3

Differences between the Avant! Level 3 model and Berkeley SPICE3 can arise in the following situations:

Small XJ

LEVEL 3 and SPICE3 differ for small values of XJ, typically less than 0.05 microns. Such small values for XJ are physically unreasonable and should be avoided. XJ is used to calculate the short-channel reduction of the GAMMA effect,

$$\text{GAMMA} \rightarrow f_s \cdot \text{GAMMA}$$

f_s is normally less than or equal to 1. For very small values of XJ, f_s can be greater than one. The Avant! Level 3 model imposes the limit $f_s \leq 1.0$, while SPICE3 allows $f_s > 1.0$.

ETA

This model uses 8.14 as the constant in the ETA equation, which provides the variation in threshold with v_{ds} . Berkeley SPICE3 uses 8.15.

Solution: To convert a SPICE3 model to Avant! True-Hspice Level 3, multiply ETA by 815/814.

NSUB Missing

When NSUB is missing in SPICE3, the KAPPA equation becomes inactive. In this model, a default NSUB is generated from GAMMA, and the KAPPA equation is active.

Solution: If NSUB is missing in the SPICE3 model, set KAPPA=0 in the Avant! Level 3 model.

LD Missing

If LD is missing, simulation uses the default $0.75 \cdot XJ$. SPICE3 defaults LD to zero.

Solution: If LD is missing in the SPICE3 model, set LD=0 in the Level 3 model.

Constants

Boltzmann constant	k	= $1.3806226 \cdot 10^{-23} \text{ J} \cdot \text{K}^{-1}$
Electron charge	e	= $1.6021918 \cdot 10^{-19} \text{ C}$
Permittivity of silicon dioxide	ϵ_{ox}	= $3.45314379969 \cdot 10^{-11} \text{ F/m}$
Permittivity of silicon	ϵ_{si}	= $1.035943139907 \cdot 10^{-10} \text{ F/m}$

Temperature Compensation

The example below verifies temperature dependence for LEVEL 3.

Input File

```
$ test of temp dependence for LEVEL=3 Tlevc=0 Tlev=1
.option ingold=2 numdgt=6
.temp 25 100
vd d 0 5
vg g 0 2
m1 d g 0 0 nch w=10u L=1u
.op
.print id=lx4(m1) vdsat=lv10(m1)
.model nch nmos LEVEL=3 tlev=1 tlevc=0 acm=3
+ uo=600 tox=172.6572
+ vto=0.8 gamma=0.8 phi=0.64
+ kappa=0 xj=0
+ nsub=1e16 rsh=0
+ tcv=1.5e-3 bex=-1.5
.end
```

This simple model, with XJ=0 and KAPPA=0, has a saturation current:

$$I_{ds} = \frac{\text{beta} \cdot 0.5 \cdot (v_{gs} - v_{tm})^2}{1 + \text{fb}}$$

$$\text{beta} = \text{COX} \cdot \left(\frac{W}{L}\right) \cdot \text{UO}(t) \quad \text{fb} = \frac{\text{GAMMA}}{(4 \cdot \sqrt{\text{phi}(t)})}$$

Using the model parameters in the input file and the equations from the previous page:

$$\text{beta} = (1.2\text{e} - 3) \cdot \left(\frac{t}{t_{\text{ref}}}\right)^{\text{BEX}}$$

$$v_{tm} = 0.8 - \text{TCV} \cdot (t - t_{\text{ref}})$$

$$\text{phi}(t) = 0.64 \cdot \left(\frac{t}{t_{\text{ref}}}\right) - v_{\text{therm}} \cdot \left(\text{egarg} + 3 \cdot \log\left(\frac{t}{t_{\text{ref}}}\right)\right)$$

At room temperature:

$$\text{beta} = (1.2\text{e} - 3)$$

$$v_{tm} = 0.8$$

$$\text{phi}(t) = 0.64$$

$$I_{ds} = (1.2\text{e} - 3) \cdot 0.5 \cdot \frac{(2 - 0.8)^2}{1 + \frac{0.2}{\sqrt{0.64}}} = 6.912\text{e} - 4$$

At T=100:

$$\text{beta} = 1.2\text{e} - 3 \cdot (1.251551)^{-1.5} = 0.570545\text{e} - 4$$

$$v_{\text{tm}} = 0.8 - (1.5\text{e} - 3) \cdot 75 = 0.6875$$

$$\text{egarg} = 9.399920 \quad v_{\text{therm}} = 3.215466\text{e} - 2$$

$$\text{phi}(t) = 0.64 \cdot 1.251551 - 0.3238962 = 0.4770964$$

$$I_{\text{ds}} = \text{beta} \cdot 0.5 \cdot \frac{(2 - v_{\text{t}})^2}{1 + \frac{0.2}{\sqrt{\text{phi}(t)}}} = 5.724507\text{e} - 4$$

Simulation results:

T=25, id=6.91200e-04

T=100, id=5.72451e-04

These results agree with the hand calculations.

LEVEL 4 IDS: MOS Model

The LEVEL 4 MOS model is the same as the LEVEL 2 model, with the following exceptions:

- No narrow width effects: $\eta = 1$
- No short-channel effects: $\gamma = GAMMA$
- For lateral diffusion, $LD_{scaled} = LD \cdot XJ \cdot SCALM$. The LD default = 0.75 if XJ is specified and 0 if XJ is not specified.
- TPG, the model parameter for type of gate materials, defaults to zero (AL gate). The default is 1 for other levels. This parameter computes VTO if that model parameter is not specified (see [‘Common Threshold Voltage Equations’ on page 8-52](#)).

LEVEL 5 IDS Model

This section describes the LEVEL 5 IDS model parameters and equations.

Note: This model uses micrometer units rather than the typical meter units. Units and defaults are often unique in LEVEL 5. The option SCALM is ineffective for this level.

LEVEL 5 Model Parameters

The LEVEL 5 model parameters follow.

Basic Model Parameters

Name (Alias)	Units	Default	Description
LEVEL		1.0	Model level selector
DNB (NSUB)	cm^{-3}	0.0	Surface doping
DP	μm	1.0	Implant depth (depletion model only)
ECV	$\text{V}/\mu\text{m}$	1000	Critical field
NI	cm^{-2}	2e11	Implant doping (depletion model only)
PHI	V	0.8	Built-in potential
TOX	Å	0.0	Oxide thickness
TUH		1.5	Implant channel mobility temperature exponent (depletion model only)
ZENH		1.0	Mode flag (enhancement). Set ZENH=0.0 for depletion mode.

Effective Width and Length Parameters

Name (Alias)	Units	Default	Description
DEL (WDEL)	μm	0.0	Channel length reduction on each side
LATD (LD)	μm	$1.7 \cdot \text{XJ}$	Lateral diffusion on each side
LMLT		1.0	Length shrink factor
OXETCH	μm	0.0	Oxide etch
WMLT		1.0	Diffusion layer and width shrink factor

Threshold Voltage Parameters

Name (Alias)	Units	Default	Description
FSS (NFS)	$\text{cm}^{-2} \cdot \text{V}^{-1}$	0.0	Number of fast surface states
NWM		0.0	Narrow width modifier
SCM		0.0	Short-channel drain source voltage multiplier
VT (VTO)	V	0.0	Extrapolated threshold voltage
XJ	μm	1.5	Junction depth

Mobility Parameters

Name (Alias)	Units	Default	Description
FRC	$\text{\AA} \cdot \text{s} / \text{cm}^2$	0.0	Field reduction coefficient

Name (Alias)	Units	Default	Description
FSB	$V^{1/2} \cdot s / cm^2$	0.0	Lateral mobility coefficient
UB (UO)	$cm^2 / (V \cdot s)$	0.0	Low field bulk mobility
UH	$cm^2 / (V \cdot s)$	900 (N) 300 (P)*	Implant - channel mobility * (For depletion model only)
VST	cm/s	0.0	Saturation velocity

Capacitance Parameters

Name (Alias)	Units	Default	Description
AFC		1.0	Area factor for MOSFET capacitance
CAPOP		6	Gate capacitance selector
METO	μm	0.0	Metal overlap on gate

The LEVEL 5 MOSFET model has been expanded to include two modes: enhancement and depletion. These two modes are accessed by the flag mode parameter, ZENH.

- ZENH=1 This enhancement model (default mode) is a portion of the Avant! True-Hspice MOS5, and is identical to AMI SPICE MOS LEVEL 4.
- ZENH=0 This depletion model is revised in the Avant! True-Hspice (from previous depletion mode) and is identical to AMI SPICE MOS LEVEL 5.

The Avant! True-Hspice enhancement and depletion models are basically identical to the AMI models. However, certain aspects have been revised to enhance performance. Using the True-Hspice enhancement and depletion models provides access to Star-Hspice features as described below.

The Avant! True-Hspice version of the enhancement and depletion models allows the choice of either SPICE-style or ASPEC-style temperature compensation. For LEVEL 5, the default is TLEV=1, invoking ASPEC style temperature compensation. Setting TLEV=0 invokes SPICE-style temperature compensation.

CAPOP=6 represents AMI Gate Capacitance in True-Hspice. CAPOP=6 is the default setting for LEVEL 5 only. The LEVEL 5 models can also use CAPOP =1, 2, 3.

The parameter ACM defaults to 0 in LEVEL 5, invoking SPICE-style parasitics. ACM also can be set to 1 (ASPEC) or to 2 (Avant! True-Hspice). All MOSFET models follow this convention.

The True-Hspice SCALE option can be used with the LEVEL 5 model; however, option SCALM cannot be used due to the difference in units.

You *must* specify the following parameters for MOS LEVEL 5: VTO (VT), TOX, UO (UB), FRC, and NSUB (DNB).

IDS Equations

The LEVEL 5 IDS equations follow.

Cutoff Region, $v_{gs} \leq v_{th}$

$$I_{ds} = 0 \text{ (See 'Subthreshold Current, } I_{ds} \text{' on page 9-43)}$$

On Region, $v_{gs} > v_{th}$

$$I_{ds} = \beta \cdot \left\{ \left(v_{gs} - v_{bi} - \frac{v_{de}}{2} \right) \cdot v_{de} - \frac{2}{3} \cdot \gamma \cdot [(\Phi_f + v_{de} + v_{sb})^{3/2} - (\Phi_f + v_{sb})^{3/2}] \right\}$$

where:

$$v_{de} = \min(v_{ds}, v_{dsat})$$

$$\beta = UB_{eff} \cdot c_{ox} \cdot \frac{W_{eff}}{L_{eff}}$$

$$\Phi_f = 2 \cdot v_{tm} \cdot \ln\left(\frac{D_{NB}}{n_i}\right)$$

and gate oxide capacitances per unit area are calculated by:

$$c_{ox} = \frac{E_{ox}}{TOX \cdot 1E-10} \quad \text{F/m}$$

Effective Channel Length and Width

The effective channel length and width in the LEVEL 5 model is determined as follows.

$$W_{\text{eff}} = W_{\text{scaled}} \cdot WMLT + OXETCH$$

$$L_{\text{eff}} = L_{\text{scaled}} \cdot LMLT - 2 \cdot (LATD + DEL)$$

Threshold Voltage, v_{th}

The model parameter VTO is an extrapolated zero-bias threshold voltage of a large device. The effective threshold voltage, including the device size effects and the terminal voltages, is given by:

$$v_{th} = v_{bi} + \gamma \cdot (\Phi_f + v_{sb})^{1/2}$$

where:

$$v_{bi} = v_{fb} + \Phi_f = VTO - \gamma_0 \cdot \Phi_f^{1/2}$$

$$\gamma_0 = \frac{(2 \cdot E_{si} \cdot q \cdot DNB)^{1/2}}{cox}$$

Note: For LEVEL 5 model, you must specify DNB and VTO parameters. The Avant! True-Hspice program computes γ_0 using DNB and ignores the GAMMA model parameter.

The effective body effect (γ), including the device size effects, is computed as follows.

$$\gamma = \gamma_0 \cdot (1 - scf) \cdot (1 + ncf)$$

If $SCM \leq 0$,

$$scf = 0$$

otherwise,

$$\text{scf} = \frac{XJ}{L_{\text{eff}}} \cdot \left\{ \left[1 + \frac{2x_d}{XJ} \cdot (\text{SCM} \cdot v_{ds} + v_{sb} + \Phi_f)^{1/2} \right]^{1/2} - 1 \right\}$$

If $\text{NWM} \leq 0$,

$$\text{ncf} = 0$$

otherwise,

$$\text{ncf} = \frac{\text{NWM} \cdot X_d \cdot (\Phi_f)^{1/2}}{W_{\text{eff}}}$$

where:

$$X_d = \left(\frac{2 \cdot E_{si}}{q \cdot \text{DNB}} \right)^{1/2}$$

Saturation Voltage, v_{dsat}

The saturation voltage due to channel pinch-off at the drain side is computed by:

$$v_{\text{sat}} = v_{gs} - v_{bi} + \frac{\gamma^2}{2} \cdot \left\{ 1 - \left[1 + \frac{4}{\gamma^2} \cdot (v_{gs} - v_{bi} + \Phi_f + v_{sb}) \right]^{1/2} \right\}$$

$$v_{dsat} = v_{\text{sat}}$$

If ECV is not equal to 1000, then the program modifies v_{sat} to include carrier velocity saturation effect:

$$v_{dsat} = v_{\text{sat}} + v_c - (v_{\text{sat}}^2 + v_c^2)^{1/2}$$

where:

$$v_c = \text{ECV} \cdot L_{\text{eff}}$$

Mobility Reduction, UB_{eff}

The mobility degradation effect in the LEVEL 5 model is computed by:

$$UB_{eff} = \frac{1}{\frac{1}{UB} + \frac{FRC \cdot (v_{gs} - v_{th})}{TOX} + \frac{v_{de}}{VST \cdot L_e} + FSB \cdot v_{sb}^{1/2}}$$

where:

$$L_e = L_{eff} \quad \text{linear region}$$

$$L_e = L_{eff} - \Delta L \quad \text{saturation region}$$

The channel length modulation effect (ΔL) is defined in the following section.

Channel Length Modulation

The LEVEL 5 model includes the channel length modulation effect by modifying the I_{ds} current as follows:

$$I_{ds} = \frac{I_{ds}}{1 - \frac{\Delta L}{L_{eff}}}$$

where:

$$\Delta L = 1e4 \cdot \left[\frac{2.73e3 \cdot XJ}{DNB \cdot \ln\left(\frac{1e20}{DNB}\right)} \right]^{1/3} \cdot [(v_{ds} - v_{dsat} + PHI)^{1/3} - PHI^{1/3}]$$

The ΔL is in microns, assuming XJ is in microns and DNB is in cm^{-3} .

Subthreshold Current, I_{ds}

This region of operation is characterized by the Fast Surface State (FSS) if it is greater than $1e10$. Then the effective threshold voltage, separating the strong inversion region from the weak inversion region, is determined as follows:

$$v_{on} = v_{th} + fast$$

where:

$$fast = v_{tm} \cdot \left[1 + \frac{q \cdot FSS}{cox} + \frac{\gamma}{2 \cdot (\Phi_f + v_{sb})^{1/2}} \right]$$

and v_t is the thermal voltage.

The I_{ds} is given by:

Weak Inversion Region, $v_{gs} < v_{th}$

$$I_{ds} = (v_{on}, v_{de}, v_{sb}) \cdot e^{\frac{v_{gs} - v_{on}}{fast}}$$

Strong Inversion Region, $v_{gs} \geq v_{th}$

$$I_{ds} = I_{ds}(v_{gs}, v_{de}, v_{sb})$$

Note: The modified threshold voltage (v_{on}) produced by FSS is also used in strong inversion; that is, in the mobility equations, v_{on} is used instead of v_{th} .

Depletion Mode DC Model ZENH=0

The LEVEL 5 MOS model uses depletion mode devices as the load element in contemporary standard n-channel technologies². This model was formulated assuming a silicon gate construction with an ion implant used to obtain the depletion characteristics. A special model is required for depletion devices, because the implant used to create the negative threshold also results in a complicated impurity concentration profile in the substrate. The implant profile changes the basis for the traditional calculation of the bulk charge, QB. The additional charge from the implant, QBI, must be calculated.

This implanted layer also causes the formation of an additional channel, offering a conductive pathway through the bulk silicon, as well as through the surface channel. This second pathway can cause difficulties when trying to model a depletion device with existing MOS models. The bulk channel is partially shielded from the oxide interface by the surface channel, and the mobility of the bulk silicon can be substantially higher. Yet with all the differences, a depletion model still can share the same theoretical basis as the Ihantola and Moll gradual channel model.

The depletion model differs from the Ihantola and Moll model as follows:

- Implant charge accounted for
- Finite implant thickness (DP)
- Two channels are assumed: a surface channel and a bulk channel
- Bulk channel has a bulk mobility (UH)
- Bulk gain is assumed to be different from surface gain

In the depletion model, the gain is lower at low gate voltages and higher at high gate voltages. This variation in gain is the reason the enhancement models cannot generate an accurate representation for a depletion device. The physical model for a depletion device is basically the same as an enhancement model, except that the depletion implant is approximated by a one-step profile with a depth DP.

Due to the implant profile, the drain current equation must be calculated by region. MOSFET device model LEVEL 5 has three regions: depletion, enhancement, and partial enhancement.

Depletion Region, $v_{gs} - v_{fb} < 0$

The low gate voltage region is dominated by the bulk channel.

Enhancement Region, $v_{gs} - v_{fb} > 0$, $v_{ds} < v_{gs} - v_{fb}$

The region is defined by high gate voltage and low drain voltage. In the enhancement region, both channels are fully turned on.

Partial enhancement region, $v_{gs} - v_{fb} > 0$, $v_{ds} > v_{gs} - v_{fb}$

The region has high gate and drain voltages, resulting in the surface region being partially turned on and the bulk region being fully turned on.

IDS Equations, Depletion Model LEVEL 5

The IDS equations for a LEVEL 5 depletion model follow.

Depletion, $v_{gs} - v_{fb} < 0$

$$I_{ds} = \beta 1 \cdot \left\{ q \cdot NI \cdot v_{de} + c_{av} \cdot \left[(v_{gs} - v_{fb}) \cdot v_{de} - \frac{v_{de}^2}{2} \right] \right.$$

$$\left. \frac{2}{3} \cdot c_{av} \cdot \gamma \cdot [(v_{de} + v_{sb} + \Phi_d)^{3/2} - (v_{sb} + \Phi_d)^{3/2}] \right\}$$

Enhancement, $v_{gs} - v_{fb} \geq 0$, $v_{de} > 0$

$$I_{ds} = \beta 1 \cdot \left\{ q \cdot NI \cdot v_{de} - \frac{2}{3} \cdot c_{av} \cdot \gamma \cdot [(v_{de} + v_{sb} + \Phi_d)^{3/2} - (v_{sb} + \Phi_d)^{3/2}] \right\} \\ + \beta \cdot \left[(v_{gs} - v_{fb}) \cdot v_{de} - \frac{v_{de}^2}{2} \right]$$

Partial Enhancement, $v_{gs} - v_{fb} < v_{de}$

$$I_{ds} = \beta 1 \cdot \left\{ q \cdot NI \cdot v_{de} + c_{av} \cdot \left[(v_{gs} - v_{fb}) \cdot v_{de} - \frac{v_{de}^2}{2} \right] \right.$$

$$-\frac{2}{3} \cdot \text{cav} \cdot \gamma \cdot [(v_{de} + v_{sb} + \Phi_d)^{3/2} - (v_{sb} + \Phi_d)^{3/2}] \left\{ \right. \\ \left. + \left(\frac{1}{2} \beta - \beta_1 \cdot \text{cav} \right) \cdot (v_{gs} - v_{fb})^2 \right.$$

where:

$$\beta_1 = UH \cdot \frac{W_{eff}}{L_{eff}}$$

$$\beta = UB_{eff} \cdot \text{cox} \cdot \frac{W_{eff}}{L_{eff}}$$

$$\text{cav} = \frac{\text{cox} \cdot \text{cs}}{\text{cox} + \text{cs}}$$

$$\text{cs} = \frac{2.77 E_{si}}{DP \cdot 1e-4}$$

$$\Phi_d = v_{tm} \cdot \ln \left(\frac{DNB \cdot nd}{ni^2} \right)$$

$$nd = \frac{NI \cdot 1e4}{DP}$$

and:

$$v_{de} = \min(v_{ds}, v_{dsat})$$

The saturation voltage, threshold voltage, and effective γ are described in the following sections.

Threshold Voltage, v_{th}

The model parameter VTO is an extrapolated zero-bias threshold voltage for a large device. The effective threshold voltage, including the device size effects and the terminal voltages, is calculated as follows:

$$v_{th} = v_{fb} - \beta d \cdot [v_{ch} - \gamma \cdot (\Phi_d + v_{sb})^{1/2}]$$

where:

$$v_{fb} = VTO + \beta d \cdot (v_{ch} - \gamma_0 \cdot \Phi_d^{1/2})$$

$$\beta d = \frac{U_H \cdot cav}{U_B \cdot cox}$$

$$v_{ch} = \frac{q \cdot NI}{cav}$$

$$\gamma_0 = \frac{(2 \cdot E_{si} \cdot q \cdot na1)^{1/2}}{cav}$$

$$na1 = \frac{nd \cdot DNB}{nd + DNB}$$

$$nd = \frac{NI}{DP \cdot 1e-4}$$

The effective γ , including small device size effects, is computed as follows:

$$\gamma = \gamma_0 \cdot (1 - scf) \cdot (1 + ncf)$$

where:

If $SCM \leq 0$,

$$scf = 0$$

otherwise,

$$scf = \frac{XJ}{L_{eff}} \cdot \left\{ \left[1 + \frac{2x_d}{XJ} \cdot (SCM \cdot v_{ds} + v_b + \Phi_d)^{1/2} \right]^{1/2} - 1 \right\}$$

If $NWM \leq 0$,

$$ncf = 0$$

otherwise,

$$ncf = \frac{NWM \cdot X_d \cdot \Phi_d^{1/2}}{W_{eff}}$$

where:

$$X_d = \left(\frac{2 \cdot E_{si}}{q \cdot DNB} \right)^{1/2}$$

Note: When $v_{gs} \leq v_{th}$, the surface is inverted and a residual DC current exists. When v_{sb} is large enough to make $v_{th} > vin_{th}$, then v_{th} is used as the inversion threshold voltage. In order to determine the residual current, vin_{th} is inserted into the I_{ds} , v_{sat} , and mobility equation in place of v_{gs} (except for v_{gs} in the exponential term of the subthreshold current). The inversion threshold voltage at a given v_{sb} is vin_{th} , which is computed as:

$$vin_{th} = v_{fb} - \frac{q \cdot NI}{COX} - v_{sb}$$

Saturation Voltage, v_{dsat}

The saturation voltage (v_{sat}) is determined as:

$$v_{sat} = v_{gs} - v_{fb} + v_{ch} + \frac{\gamma^2}{2} \cdot \left\{ 1 - \left[1 + \frac{4}{\gamma^2} \cdot (v_{gs} - v_{fb} + v_{ch} + v_{sb} + \Phi_d) \right]^{1/2} \right\}$$

$$v_{dsat} = v_{sat}$$

IF ECV is not equal to 1000 (V/ μ m), Avant! True-Hspice modifies v_{sat} to include the carrier velocity saturation effect.

$$v_{dsat} = v_{sat} + v_c - (v_{sat} + v_c^2)^{1/2}$$

where:

$$v_c = ECV \cdot L_{eff}$$

Mobility Reduction, UB_{eff}

The surface mobility (UB) is dependent upon terminal voltages as follows:

$$UB_{eff} = \frac{1}{\frac{1}{UB} + \frac{FRC \cdot (v_{gs} - v_{th})}{TOX} + \frac{v_{de}}{VST \cdot l_e} + FSB \cdot v_{sb}^{1/2}}$$

where:

$$L_e = L_{eff} \quad \text{Linear region}$$

$$L_e = L_{eff} - \Delta L \quad \text{Saturation region}$$

The channel length modulation effect (ΔL) is defined next.

Channel Length Modulation

The channel length modulation effect is included by modifying the I_{ds} current as:

$$I_{ds} = \frac{I_{ds}}{1 - \frac{\Delta L}{L_{eff}}}$$

where:

$$\Delta L = 1e4 \cdot \left[\frac{2.73e3 \cdot XJ}{na1 \cdot \ln\left(\frac{1e20}{na1}\right)} \right]^{1/3} \cdot [(v_{ds} - v_{dsat} + PHI)^{1/3} - PHI^{1/3}]$$

The ΔL parameter is in microns, assuming XJ is in microns and $na1$ is in cm^{-3} .

Subthreshold Current, I_{ds}

When device leakage currents become important for operation near or below the normal threshold voltage, the subthreshold characteristics are considered. The Avant! True-Hspice LEVEL 5 model uses the subthreshold model only if the number of fast surface states (that is, the FSS) is greater than 1e10. An effective threshold voltage (v_{on}) is then determined:

$$v_{on} = v_{th} + fast$$

where:

$$fast = v_{tm} \cdot \left[1 + \frac{q \cdot FSS}{cox} + \frac{\gamma}{2 \cdot (\Phi_d + v_{sb})^{1/2}} \right]$$

If $v_{on} < v_{in_{th}}$, then $v_{in_{th}}$ is substituted for v_{on} .

Note: The Avant! True-Hspice LEVEL 5 model uses the following subthreshold model only if $v_{gs} < v_{on}$ and the device is either in partial or full enhancement mode. Otherwise, it use the model in enhancement mode (ZENH=1). The subthreshold current calculated below includes the residual DC current.

If $v_{gs} < v_{on}$ then,

Partial Enhancement, $v_{gs} - v_{fb} < v_{de}$

$$I_{ds} = \beta_1 \cdot \left\{ q \cdot NI \cdot v_{de} + cav \cdot \left[(v_{on} - v_{fb}) \cdot v_{de} - \frac{v_{de}^2}{2} \right] \right. \\ \left. - \frac{2}{3} \cdot cav \cdot \gamma \cdot [(v_{de} + v_{sb} + \Phi_d)^{3/2} - (v_{sb} + \Phi_d)^{3/2}] \right\} \\ + \frac{1}{2} \cdot \left(\beta \cdot e^{\frac{v_{gs} - v_{on}}{fast}} - \beta_1 \cdot cav \right) \cdot (v_{on} - v_{fb})^2$$

Full Enhancement, $v_{gs} - v_{fb} \ v_{de} > 0$

$$I_{ds} = \beta_1 \cdot \left\{ q \cdot NI \cdot v_{de} - \frac{2}{3} \cdot cav \cdot \gamma [(v_{de} + v_{sb} + \Phi_d)^{3/2} - (v_{sb} + \Phi_d)^{3/2}] \right\} \\ + \beta \cdot \left[(v_{on} - v_{fb}) \cdot v_{de} - \frac{v_{de}^2}{2} \right] \cdot e^{\frac{v_{gs} - v_{on}}{fast}}$$

Example

```

FILE ML5IV.SP HSPICE LEVEL 5 MODEL EXAMPLES
*OUTPUT CHARACTERISTICS FOR ENHANCEMENT & DEPLETION MODE
.OPT ACCT LIST CO=132
.OP
VDS 3 0 .1
VGS 2 0
M1 1 2 0 0 MODEN L=20U W=20U

```

Enhancement Mode

```

.MODEL MODEN NMOS LEVEL=5
+ VT=.7 TOX=292 FRC=2.739E-2 DNB=2.423E16 UB=642.8
+ OXETCH=-.98 XJ=.29 LATD=.34 ECV=4 VST=5.595E7
+ FSB=7.095E-5 SCM=.4 FSS=2.2E11 NWM=.93 PHI=.61
+ TCV=1.45E-3 PTC=9E-5 BEX=1.8
*
VIDS 3 1
.DC VGS 0 5 0.2
.PRINT DC I(VIDS) V(2)
.PLOT DC I(VIDS)
$$$$$$
.ALTER
$$$$$$
M1 1 2 0 0 MODDP L=20U W=20U

```

Depletion Mode

```

.MODEL MODDP NMOS LEVEL=5 ZENH=0.
+ VT=-4.0 FRC=.03 TOX=800 DNB=6E14 XJ=0.8 LATD=0.7
+ DEL=0.4 CJ=0.1E-3 PHI=0.6 EXA=0.5 EXP=0.5 FSB=3E-5
+ ECV=5 VST=4E7 UB=850 SCM=0.5 NI=5.5E11 DP=0.7 UH=1200
*
.END

```

LEVEL 6 and LEVEL 7 IDS: MOSFET Model

These models represent ASPEC, MSINC, and ISPICE MOSFET model equations. The only difference between LEVEL 6 and LEVEL 7 equations is the handling of the parasitic elements and the method of temperature compensation. See ‘[Mobility Parameters](#)’ on page 9-12 and ‘[Channel Length Modulation](#)’ on page 9-17 for those model parameters.

LEVEL 6 and LEVEL 7 Model Parameters

The LEVEL 6 and LEVEL 7 model parameters are listed in this section.

Basic Model Parameters

Name (Alias)	Units	Default	Description
LEVEL		1.0	<div>IDS equation selector</div> <div>LEVEL=6</div> <div>Lattin-Jenkins-Grove model, using ASPEC-style parasitics</div> <div></div> <div>Note: ASPEC automatically selects Level 6. However, specifying Level 6 does not automatically invoke ASPEC. (For complete information, see the end of the Level 6 section.)</div> <div></div> <div>LEVEL=7</div> <div>Lattin-Jenkins-Grove model, using SPICE-style parasitics</div>

Name (Alias)	Units	Default	Description
CLM (GDS)		0.0	Channel length modulation equation selector
DNB (NSUB)	$1/\text{cm}^3$	1.0e15	Substrate doping
DNS (NI)	$1/\text{cm}^3$	0.0	Surface substrate doping
ECRIT (ESAT)	V/cm	0.0	Drain-source critical field. Use zero to indicate an infinite value, typically 40,000 V/cm.
GAMMA	$V^{1/2}$		<p>Body effect factor.</p> <ul style="list-style-type: none"> ■ If this parameter is not input, GAMMA is calculated from DNB. ■ GAMMA is the body effect when $v_{sb} < V_{B0}$. ■ If $v_{sb} > V_{B0}$, LGAMMA is used. <p>Using GAMMA, LGAMMA, and V_{B0} allows a two-step approximation of a non-homogeneous substrate.</p>
LGAMMA	$V^{1/2}$	0.0	<p>This parameter is the body effect factor when $v_{sb} > V_{B0}$.</p> <p>When the Poon-Yau GAMMA expression is used, LGAMMA is junction depth, in microns. In this case LGAMMA is multiplied by SCALM.</p>
MOB		0.0	Mobility equation selector
NWM		0.0	Narrow width modulation of GAMMA
SCM		0.0	Short-channel modulation of GAMMA

Name (Alias)	Units	Default	Description
UO (UB, UBO)	cm ² / (V·s)	600 (N) 250 (P)	This parameter is the low field bulk mobility. It is calculated from KP if KP is supplied.
UPDATE		0.0	Selector for different version of LEVEL 6 model. For UPDATE=1 and 2 alternate saturation voltage, mobility equation (MOB=3) and series resistances RS and RD are modified to be compatible with ASPEC. UPDATE=1 provides continuous Multi-Level GAMMA model.
VB0 (VB)	V	0.0	Reference voltage for GAMMA switch. <div>■ If $v_{sb} < VB0$, GAMMA is used. ■ If $v_{sb} > VB0$, LGAMMA is used in the ids equation.</div>
VMAX (VMX)	cm/s	0.0	Maximum drift velocity of carriers. Whether or not VMAX is set determines which calculation scheme is used for vdsat. Use zero to indicate an infinite value. Typical values: <div>electrons 8.4e6 cm/s holes 4.3e6 cm/s</div>

Effective Length and Width Parameters

Name (Alias)	Units	Default	Description
DEL	m	0.0	<p>Channel length reduction on each side. DEL is applicable in most MOSFET models. An exception is the BSIM (LEVEL 13) model, where DEL is not present.</p> $\text{DEL}_{\text{scaled}} = \text{DEL} \cdot \text{SCALM}$
LD (DLAT, LATD)	m		<p>Lateral diffusion into channel from source and drain diffusion.</p> <ul style="list-style-type: none"> ■ If LD and XJ are unspecified, LD Default=0.0 ■ When LD is unspecified but XJ is specified, LD is calculated from XJ LD Default=0.75 · XJ $\text{LD}_{\text{scaled}} = \text{LD} \cdot \text{SCALM}$
LDAC	m		<p>This parameter is the same as LD, but if LDAC is included in the .MODEL statement, it replaces LD in the L_{eff} calculation for AC gate capacitance.</p>
LREF	m	0.0	<p>Channel length reference</p> $\text{LREF}_{\text{scaled}} = \text{LREF} \cdot \text{SCALM}$
LMLT		1.0	Length shrink factor
WD	m	0.0	<p>Lateral diffusion into channel from bulk along width</p> $\text{WD}_{\text{scaled}} = \text{WD} \cdot \text{SCALM}$

Name (Alias)	Units	Default	Description
WDAC	m		This parameter is the same as WD, but if WDAC is included in the .MODEL statement, it replaces WD in the Weff calculation for AC gate capacitance.
WMLT		1.0	Diffusion layer and width shrink factor
WREF	m	0.0	Channel width reference $WREF_{scaled} = WREF \cdot SCALM$
XJ	m	0.0	Metallurgical junction depth $XJ_{scaled} = XJ \cdot SCALM$
XL (DL, LDEL)	m	0.0	Accounts for masking and etching effects $XL_{scaled} = XL \cdot SCALM$
XW (DW, WDEL)	m	0.0	Accounts for masking and etching effects $XW_{scaled} = XW \cdot SCALM$

Threshold Voltage Parameters

Name (Alias)	Units	Default	Description
FDS		0.0	Field, drain to source, controls reduction of threshold due to source-drain electric field
LND	$\mu\text{m}/\text{V}$	0.0	ND length sensitivity
LN0	μm	0.0	N0 length sensitivity
ND	1/V	0.0	Drain subthreshold factor. Typical value=1.
N0		0.0	Gate subthreshold factor. Typical value=1.

Name (Alias)	Units	Default	Description
NFS (DFS, NF)	$\text{cm}^{-2} \cdot \text{V}^{-1}$	0.0	Fast surface state density
NWE	m	0.0	Narrow width effect, direct compensation of VTO $\text{NWEscaled} = \text{NWE} \cdot \text{SCALM}$
UFDS		0.0	High field FDS
VFDS	V	0.0	Reference voltage for selection of FDS OR UFDS: <ul style="list-style-type: none"> ■ FDS used if $v_{ds} \leq \text{VFDS}$ ■ UFDS used if $v_{ds} > \text{VFDS}$
VSH	V	0.0	Threshold voltage shifter for zero-bias threshold voltage (VTO) reduction as a function of the ratio of LD to L_{eff}
VTO (VT)	V		Zero-bias threshold voltage. This parameter is calculated if not specified (see ‘ Common Threshold Voltage Equations ’ on page 8-52).
WEX			Weak inversion exponent
WIC		0.0	Subthreshold model selector
WND	$\mu\text{m}/\text{V}$	0.0	ND width sensitivity
WN0	μm	0.0	N0 width sensitivity

Alternate Saturation Model Parameters

Name (Alias)	Units	Default	Description
KA		1.0	Alternate saturation model: short-channel vds scaling factor coefficient
KU		0.0	Lateral field mobility parameter
MAL		0.5	Alternate saturation model: short-channel vds scaling factor exponent
MBL		1.0	Exponent for mobility reduction due to source-drain electric field
NU		1.0	Mobility reduction due to source-drain electric field

UPDATE Parameter for LEVEL 6 and LEVEL 7

The general form of the I_{ds} equation for LEVEL 6 is the same as the LEVEL 2 MOS model, but the small size effects, mobility reduction, and channel length modulation are included differently. Also, you can use LEVEL 6 models to model the MOS transistors with ion-implanted channels through the multi-level GAMMA capability.

The LEVEL 6 model represents the ASPEC, MSINC, and ISPICE programs MOSFET model. Use the enhanced model parameter UPDATE to invoke different versions of the LEVEL 6 model, as described next.

UPDATE=0

This is the original LEVEL 6 model in Avant! True-Hspice which is not quite compatible with the ASPEC model. It has some discontinuities in weak inversion, mobility equations (MOB=3), and multi-level GAMMA equations.

UPDATE=1

This enhanced version of the LEVEL 6 model contains improved multi-level GAMMA equations. The saturation voltage, drain-source current, and conductances are continuous.

UPDATE=2

This version of the LEVEL 6 model is compatible with the ASPEC model. The multi-level GAMMA model is not continuous, which is the case in the ASPEC program. See [‘ASPEC Compatibility’ on page 9-86](#).

Set UPDATE to 1.0 to implement changes to the device equations. Set UPDATE to 1.0 or 2 to implement the default handling of RS and RD are implemented. These values and changes provide a more accurate ASPEC model.

UPDATE=1 or 2 then,

$$\begin{aligned} \text{TOX} &= 690 \\ \text{UO (UB)} &= 750 \text{ cm}^2 / (\text{V} \cdot \text{s}) \text{ (N-ch)} \\ \text{UTRA (F3)} &= 0.0 \end{aligned}$$

UPDATE=0 then,

$$\begin{aligned} \text{TOX} &= 1000 \\ \text{UO (UB)} &= 750 \text{ cm}^2 / (\text{V} \cdot \text{s}) \text{ (N-ch)} \\ \text{UTRA (F3)} &= 0.0 \end{aligned}$$

Calculation of RD and RS in the MOSFET changes as follows when LDIF is not specified:

UPDATE=1 or 2 and LDIF=0,

$$\begin{aligned} \text{RD} &= \frac{(\text{RD} + \text{NRD} \cdot \text{RL})}{\text{M}} \\ \text{RS} &= \frac{(\text{RS} + \text{NRS} \cdot \text{RL})}{\text{M}} \end{aligned}$$

Note: The ASPEC program does not use the multiplier M.

LDIF ≠ 0,

$$RD = \frac{LATD_{scaled} + LDIF_{scaled}}{W_{eff}} \cdot RD + NRD \cdot \frac{RL}{M}$$

$$RS = \frac{LATD_{scaled} + LDIF_{scaled}}{W_{eff}} \cdot RS + NRS \cdot \frac{RL}{M}$$

The vde in the mobility equations for alternate saturation model changes as follows:

$$vde = \min\left(\frac{vds}{vfa}, v_{sat}\right), \text{ UPDATE} = 1 \text{ or } 2$$

$$vde = \min(vds, vfa \cdot v_{sat}), \text{ UPDATE} = 0$$

The saturation voltage in the impact ionization equation is as follows:

$$vdsat = vfa \cdot v_{sat}, \text{ UPDATE} = 1 \text{ or } 2$$

$$vdsat = v_{sat}, \text{ UPDATE} = 0$$

Mobility equation MOB=3 changes as follows:

$$\text{UPDATE} = 1 \text{ or } 2 \text{ and } (vgs - vth)^{F2} > VF1,$$

$$u_{eff} = \frac{UB}{F4 + (F1 - F3) \cdot VF1 + F3 \cdot (vgs - vth)^{F2}}$$

$$\text{UPDATE} = 0 \text{ and } (vgs - vth)^{F2} > VF1,$$

$$u_{eff} = \frac{UB}{F4 + F3 \cdot (vgs - vth)^{F2}}$$

LEVEL 6 Model Equations, UPDATE=0,2

IDS Equations

$$ids = \beta \cdot \left\{ \left(v_{gs} - v_{bi} - \frac{\eta \cdot v_{de}}{2} \right) \cdot v_{de} - \frac{2}{3} \cdot \gamma \cdot [(PHI + v_{de} + v_{sb})^{3/2} - (PHI + v_{sb})^{3/2}] \right\}$$

where:

$$v_{de} = \min(v_{ds}, v_{dsat})$$

$$\eta = 1 + \frac{NWE_{scaled}}{weff}$$

$$\beta = u_{eff} \cdot COX \cdot \frac{weff}{L_{eff}}$$

Include the narrow-width effect through η , v_{bi} , and γ values. For the narrow-width effect, specify model parameters NWE and/or NWM. Include the short-channel effect through parameters v_{bi} and γ .

Effective Channel Length and Width

The model calculates effective channel length and width from the drawn length and width as follows:

$$l_{eff} = L_{scaled} \cdot LMLT + XL_{scaled} - 2 \cdot (LD_{scaled} + DEL_{scaled})$$

$$weff = M \cdot (W_{scaled} \cdot WMLT + XW_{scaled} - 2 \cdot WD_{scaled})$$

$$LREF_{eff} = LREF_{scaled} \cdot LMLT + XL_{scaled} - 2 \cdot (LD_{scaled} + DEL_{scaled})$$

$$WREF_{eff} = M \cdot (WREF_{scaled} \cdot WMLT + XW_{scaled} - 2 \cdot WD_{scaled})$$

Threshold Voltage, v_{th}

The model determines effective threshold voltage as follows:

$$v_{th} = v_{bi} + \gamma \cdot (PHI + v_{sb})^{1/2}$$

The built-in voltage v_{bi} and γ is computed differently depending on the specified model parameters.

Single-Gamma, VBO=0

When model parameter VBO is zero, the single-gamma model is used. In this case the model treats the parameter LGAMMA as a junction depth. It then modifies the GAMMA parameter for short-channel effect by the scf factor, which is computed using the Poon and Yau formulation. In this case LGAMMA is multiplied by the SCALM option.

$$scf = 1 - \frac{LGAMMA}{l_{eff}} \cdot \left\{ \left[1 + \frac{2 \cdot LAMBDA}{LGAMMA} \cdot (PHI + v_{sb})^{1/2} \right]^{1/2} - 1 \right\}$$

Specify the model parameter XJ to modify the model parameter GAMMA by the short-channel factor (gl).

$$gl = 1 - \frac{XJ_{scaled}}{l_{eff}} \cdot \left\{ \left[1 + \frac{2 \cdot LAMBDA}{XJ_{scaled}} \cdot (PHI + v_{sb} + SCM \cdot v_{ds})^{1/2} \right]^{1/2} - 1 \right\}$$

The gl factor generally replaces the scf factor for the multilevel GAMMA model.

The model also includes the narrow-width effect by modifying GAMMA with the gw factor, which is computed as:

$$gw = \frac{1 + NWM \cdot x_d}{w_{eff}}$$

where:

$$x_d = \left(\frac{2 \cdot \epsilon_{si}}{q \cdot DNB} \right)^{1/2}$$

Finally, the effective γ , including short-channel and narrow width effects, is:

$$\gamma = GAMMA \cdot gw \cdot gl \cdot scf$$

Effective Built-in Voltage, vbi

The model includes the narrow-width effect, which is the increase in threshold voltage due to extra bulk charge at the edge of the channel, by modifying vbi if you specify the model parameter NWE.

The short-channel effect, which is the decrease in threshold voltage due to the induced potential barrier- lowering effect, is included through vbi modification. To include this effect, you must specify the model parameter FDS and/or UFDS and VFDS.

The expressions for vbi, which sum up the above features, are:

$vds \leq VFDS$, or $VFDS=0$

$$vbi = VTO - \gamma \cdot PHI^{1/2} + (\eta - 1) \cdot (PHI + v_{sb}) - \frac{LD_{scaled}}{Leff} \cdot VSH - \frac{\epsilon_{si}}{COX \cdot Leff} \cdot FDS \cdot vds$$

$vds > VFDS$

$$vbi = VTO - \gamma \cdot PHI^{1/2} + (\eta - 1) \cdot (PHI + v_{sb}) - \frac{LD_{scaled}}{leff} \cdot VSH - \frac{\epsilon_{si}}{COX \cdot Leff} \cdot [(FDS - UFDS) \cdot VFDS + UFDS \cdot vds]$$


The above equations describe piecewise linear variations of vbi as a function of vds. If you do not specify VFDS, the first equation for vbi is used.

Note: The True-Hspice model calculates model parameters such as VTO, PHI, and GAMMA, if they are not user-specified (see [‘Common Threshold Voltage Equations’](#) on page 8-52).

Multi-Level Gamma, VBO>0

Use Multi-Level Gamma to model MOS transistors with Ion-Implanted channels. The doping concentration under the gate is approximated as step functions. GAMMA and LGAMMA, respectively, represent the corresponding body effects coefficients for the implant layer and the substrate. Figure 9-1 shows the variation of vth as a function of vsb for Multi-Level Gamma.

Figure 9-1: Threshold Voltage Variation



The threshold voltage equations for different regions are as follows:

Channel Depletion Region is in the Implant Layer, $v_{sb} \leq V_{BO}$

$$\gamma = \gamma_i$$

$$v_{th} = v_{bi} + \gamma_i \cdot (v_{sb} + \phi_s)^{1/2}$$

$$v_{bi} = V_{TO} - \gamma_i \cdot (\phi_s)^{1/2}$$

Channel Depletion Region is Expanded into the Bulk, $v_{sb} > V_{BO}$

$$\gamma = \gamma_b$$

$$v_{th} = v_{bi} + \gamma_b \cdot (v_{sb} + \phi_s)^{1/2}$$

$$v_{bi} = v_{tb} - \gamma_b \cdot (\phi_s)^{1/2}$$

In order for the threshold voltage to be continuous at $v_{sb}=V_{BO}$, v_{tb} must be:

$$v_{tb} = V_{TO} + (\gamma_i - \gamma_b) \cdot [(V_{BO} + \phi_s)^{1/2} - (\phi_s)^{1/2}]$$

The γ_i and γ_b are effective values of GAMMA and LGAMMA, respectively. The model computes them as γ in single-gamma models, except the scf factor is 1.0.

$$\gamma_i = \text{GAMMA} \cdot g_w \cdot g_l$$

$$\gamma_b = \text{LGAMMA} \cdot g_w \cdot g_l$$

Effective Built-in Voltage, vbi for VBO>0

For $v_{ds} \leq V_{FD}$,

if $v_{sb} \leq V_{BO}$,

$$v_{bi} = V_{TO} - \gamma_i \cdot (\text{PHI})^{1/2} + (\eta - 1) \cdot (\text{PHI} + v_{sb}) - \frac{\text{LDscaled}}{\text{Leff}} \cdot V_{SH} - \frac{\epsilon_{si}}{\text{COX} \cdot \text{Leff}} \cdot \text{FDS} \cdot v_{ds}$$

if $v_{sb} > V_{BO}$,

$$\begin{aligned} v_{bi} = & V_{TO} - \gamma_b \cdot (\text{PHI})^{1/2} + (\gamma_i - \gamma_b) \cdot [(V_{BO} + \text{PHI})^{1/2} - (\text{PHI})^{1/2}] + (\eta - 1) \\ & + (\text{PHI} + v_{sb}) - \frac{\text{LDscaled}}{\text{Leff}} \cdot V_{SH} - \frac{\epsilon_{si}}{\text{COX} \cdot \text{Leff}} \cdot \text{FDS} \cdot v_{ds} \end{aligned}$$

For $v_{ds} > V_{FDS}$,

if $v_{sb} \leq V_{BO}$,

$$\begin{aligned} v_{bi} = & V_{TO} - \gamma_i \cdot (\text{PHI})^{1/2} + (\eta - 1) \cdot (\text{PHI} + v_{sb}) - \frac{\text{LDscaled}}{\text{Leff}} \cdot V_{SH} - \frac{\epsilon_{si}}{\text{COX} \cdot \text{Leff}} \\ & \cdot [(\text{FDS} - \text{UFDS}) \cdot V_{FDS} + \text{UFDS} \cdot v_{ds}] \end{aligned}$$

if $v_{sb} > V_{BO}$,

$$\begin{aligned} v_{bi} = & V_{TO} - \gamma_b \cdot (\text{PHI})^{1/2} + (\gamma_i - \gamma_b) \cdot [(V_{BO} + \text{PHI})^{1/2} - (\text{PHI})^{1/2}] + (\eta - 1) \\ & \cdot \text{PHI} + v_{sb} - \frac{\text{LDscaled}}{\text{Leff}} \cdot V_{SH} - \frac{\epsilon_{si}}{\text{COX} \cdot \text{Leff}} \cdot [(\text{FDS} - \text{UFDS}) \cdot V_{FDS} + \text{UFDS} \cdot v_{ds}] \end{aligned}$$

Saturation Voltage, vdsat (UPDATE=0,2)

The saturation voltage due to channel pinch-off at the drain side is determined by:

$$v_{sat} = \frac{v_{gs} - v_{bi}}{\eta} + \frac{1}{2} \left(\frac{\gamma}{\eta} \right)^2 \cdot \left\{ 1 - \left[1 + \left(\frac{2 \cdot \eta}{\gamma} \right)^2 \cdot \left(\frac{v_{gs} - v_{bi}}{\eta} + \text{PHI} + v_{sb} \right) \right]^{1/2} \right\}$$

The reduction of saturation voltage due to the carrier velocity saturation effect is included as follows:

$$v_{dsat} = v_{sat} + v_c - (v_{sat}^2 + v_c^2)^{1/2}$$

where v_c is determined if model parameter ECRIT >0, or VMAX >0, and KU ≤ 1. If both ECRIT and VMAX are specified, then only the VMAX equation is used. However, the VMAX equation is not used if MOB=4 or MOB=5, since these mobility equations already contain a velocity saturation term.

$$v_c = \text{ECRIT} \cdot \text{Leff}$$

or

$$v_c = \frac{\text{VMAX} \cdot \text{Leff}}{u_{eff}}$$

Because $v_{sb} > V_{BO}$, γ is switched from γ_i to γ_b , the i_{ds} , v_{sat} , and conductances are not continuous. This problem is demonstrated in the following example. To correct the discontinuity problem, specify model parameter UPDATE=1. The next section discusses this improvement.

Example

This is an example of a multi-level gamma model, UPDATE=0.

```
$ TGAM2.SP---MULTI-LEVEL GAMMA MODEL, UPDATE=0
* THIS DATA IS FOR THE COMPARISON OF MULTI-LEVEL GAMMA
* UPDATE=0 OR 2 AND THE IMPROVED MULTI-LEVEL GAMMA UPDATE=1.
*
.OPTIONS ASPEC NOMOD POST VNTOL=.1U RELI=.001 RELV=.0001
*
.MODEL NCH NMOS BULK=99 UPDATE=0
+ FDS=0.9 KU=1.6 MAL=0.5 MOB=1 CLM=1
+ LATD=0.2 PHI=0.3 VT=0.9 GAMMA=0.72 LGAMMA=0.14
```

```

+ VB0=1.2 F1=0.08 ESAT=8.6E+4 KL=0.05
+ LAMBDA=3.2U UB=638 F3=0.22
+ KA=0.97 MBL=0.76 NFS=1.0E+12 WIC=0
+ LDEL=0.084 WDEL=0.037 TOX=365 VSH=0.7
*
VB 0 99 0
VG 2 0 1
MA 1 2 0 99 NCH 26.0 1.4
.DC VB 1.0 1.3 .01
.PRINT IDS=PAR('I(MA)') VTH=PAR('LV9(MA)')
VDSAT=PAR('LV10(MA)')
.PRINT GM=PAR('LX7(MA)') GDS=PAR('LX8(MA)')
GMBS=PAR('LX9(MA)')
.END

```

Figure 9-2: Variation of IDS, VTH and VDSAT for UPDATE=0





Figure 9-3: Variation of GM, GDS and GMBS for UPDATE=0

Each plot compares I_{DS} , V_{TH} , V_{DSAT} , GM, GDS and GMBS as a function of v_{sb} for UPDATE=0.

Improved Multi-Level Gamma, UPDATE=1

As demonstrated in previous sections, the regular Multi-Level Gamma displays some discontinuities in saturation voltage and drain current. This is because when v_{sb} is less than V_{BO} , γ is set to γ_i and used in i_{ds} and v_{sat} calculation. This is not correct; if $(v_{ds} + v_{sb})$ exceeds V_{BO} , the depletion regions at drain side expands into the substrate region, which means γ_b must be used instead of γ_i in v_{sat} computation. Since $v_{sat} = v_{gs} - v_{th}$ (drain), the threshold voltage at drain is computed using γ_i for $v_{sb} < V_{BO}$. As a result, the existing model overestimates the threshold voltage, ($\gamma_i > \gamma_b$), and, in turn, underestimates the saturation voltage and the drain current in the saturation region.

This causes a discontinuous increase in the saturation drain current crossing from the region $v_{sb} < V_{BO}$ to the region $v_{sb} > V_{BO}$.



There are two major differences between the improved Multi-Level model and the regular Multi-Level model: the saturation voltage equation and the drain current equations. To use the improved model, set the model parameter to UPDATE=1.

Example

This is an example of a multi-level gamma model, UPDATE=2.

```
$ TGAM2.SP---MULTI-LEVEL GAMMA MODEL, UPDATE=2
* THIS DATA IS FOR THE COMPARISON OF MULTI-LEVEL GAMMA
* UPDATE=0 OR 2 AND THE IMPROVED MULTI-LEVEL GAMMA UPDATE=1.
*
.OPTIONS ASPEC NOMOD POST VNTOL=.1U RELI=.001 RELV=.0001
*
.MODEL NCH NMOS BULK=99 UPDATE=1
+ FDS=0.9 KU=1.6 MAL=0.5 MOB=1 CLM=1
+ LATD=0.2 PHI=0.3 VT=0.9 GAMMA=0.72 LGAMMA=0.14
+ VB0=1.2 F1=0.08 ESAT=8.6E+4 KL=0.05
+ LAMBDA=3.2U UB=638 F3=0.22
+ KA=0.97 MBL=0.76 NFS=1.0E+12 WIC=0
+ LDEL=0.084 WDEL=0.037 TOX=365 VSH=0.7
*

VD 1 0 5
VB 0 99 0
VG 2 0 1
MA 1 2 0 99 NCH 26.0 1.4
.DC VB 1.0 1.3 .01
.PRINT IDS=PAR('I(MA)') VTH=PAR('LV9(MA)')
      VDSAT=PAR('LV10(MA)')
.PRINT GM=PAR('LX7(MA)') GDS=PAR('LX8(MA)')
      GMBS=PAR('LX9(MA)')
.END
```


Figure 9-4: Variation of IDS, VTH and VDSAT for UPDATE=2**Figure 9-5: Variation of GM, GDS and GMBS for UPDATE=2**

Each plot compares I_{DS} , V_{TH} , V_{DSAT} , GM , GDS and $GMBS$ as a function of v_{sb} for UPDATE=1.

Saturation Voltage, vsat

To get the right value for vsat, two trial values of vsat corresponding to γ_i and γ_b are calculated:

$$v_{sat1} = \frac{v_{gs} - v_{bi1}}{\eta} + \frac{1}{2} \left(\frac{\gamma_i}{\eta} \right)^2 \cdot \left\{ 1 - \left[1 + \left(\frac{2 \cdot \eta}{\gamma_i} \right)^2 \cdot \left(\frac{v_{gs} - v_{bi1}}{\eta} + \text{PHI} + v_{sb} \right) \right]^{1/2} \right\}$$

$$v_{sat2} = \frac{v_{gs} - v_{bi2}}{\eta} + \frac{1}{2} \left(\frac{\gamma_b}{\eta} \right)^2 \cdot \left\{ 1 - \left[1 + \left(\frac{2 \cdot \eta}{\gamma_b} \right)^2 \cdot \left(\frac{v_{gs} - v_{bi2}}{\eta} + \text{PHI} + v_{sb} \right) \right]^{1/2} \right\}$$

v_{bi1} and v_{bi2} are built in potentials corresponding to γ_i and γ_b , respectively.

- If $(v_{dsat1} + v_{sb}) \leq V_{BO}$, then $v_{dsat} = v_{dsat1}$
- If $(v_{dsat2} + v_{sb}) > V_{BO}$, then $v_{dsat} = v_{dsat2}$

Note: The vsat is modified by v_c for carrier velocity saturation effects to obtain vdsat.

LEVEL 6 IDS Equations, UPDATE=1

There are three equations for ids depending upon the region of operation. The model derives these equations by integrating the bulk charge $(v_{gs} - v_{th}(v) - v)$ from the source to the drain.

For $v_{sb} < V_{BO} - v_{de}$, the model forms an entire gate depletion region in the implant layer.

$$i_{ds} = \beta \cdot \left\{ \left(v_{gs} - v_{bi1} - \frac{\eta \cdot v_{de}}{2} \right) \cdot v_{de} - \frac{2}{3} \cdot \gamma_i \cdot \left[(\text{PHI} + v_{de} + v_{sb})^{3/2} - (\text{PHI} + v_{sb})^{3/2} \right] \right\}$$

where v_{bi1} is the same as v_{bi} for $v_{sb} \leq V_{BO}$.

For $v_{sb} \geq V_{BO}$, the entire gate depletion region expands into the bulk area.

$$i_{ds} = \beta \cdot \left\{ \left(v_{gs} - v_{bi2} - \frac{\eta \cdot v_{de}}{2} \right) \cdot v_{de} - \frac{2}{3} \cdot \gamma_b \cdot [(PHI + v_{de} + v_{sb})^{3/2} - (PHI + v_{sb})^{3/2}] \right\}$$

where v_{bi2} is the same as v_{bi} for $v_{sb} > V_{BO}$.

$$i_{ds} = \beta \cdot \left\{ \left(v_{gs} - v_{bi2} - \frac{\eta \cdot v_{de}}{2} \right) \cdot v_{de} - \frac{2}{3} \cdot \gamma_i \cdot [(V_{BO} + PHI)^{3/2} - (v_{sb} + PHI)^{3/2}] \right. \\ \left. + (\gamma_i - \gamma_b) \cdot (V_{BO} + PHI)^{1/2} \cdot (V_{BO} - v_{sb}) \right\}$$

For $V_{BO} - v_{de} < v_{sb} < V_{BO}$, the source side gate depletion region is in the implant layer, but the drain side gate depletion region is expanded into the bulk area.

Alternate DC Model, (ISFICE model)

If model parameter $KU > 1$, this model is invoked. Then, the model computes v_{fu} and v_{fa} scale factors to scale both the v_{ds} voltage and the i_{ds} current. These scale factors are functions of $ECRIT$ and v_{gs} voltage. The v_{fa} and v_{fu} factors are defined as follows:

$$v_{fu} = 1 - \frac{KU}{(\alpha^2 + KU^2)^{1/2} + \alpha(KU - 1)}$$

$$v_{fa} = K_A \cdot v_{fu}^{(2 \cdot MAL)}$$

where:

$$\alpha = \frac{ECRIT \cdot Le_{ff}}{v_{gs} - v_{th}}$$

Note: v_{fu} factor is always less than one.

The current i_{ds} is modified as follows:

NU=1

$$i_{ds} = v_{fu}^{(2 \cdot MBL)} \cdot i_{ds}$$

For NU=0, the factor $v_{fu}^{(2 \cdot MBL)}$ is set to one.

The current i_{ds} is a function of effective drain to source voltage, v_{de} , which is determined as:

$$v_{de} = \min(v_{ds}/v_{fa}, v_{sat})$$

and:

$$v_{dsat} = v_{fa} \cdot v_{sat}$$

This alternate model is generally coupled with the mobility normal field equations (MOB=3) and the channel length modulation drain field equation (CLM=3).

The v_{de} value used in the mobility equations is:

$$v_{de} = \min(v_{ds}, v_{fa} \cdot v_{sat}) \quad , \quad UPDATE=0$$

$$v_{ds} = \min(v_{ds}/v_{fa}, v_{sat}) \quad , \quad UPDATE=1,2$$

Subthreshold Current, i_{ds}

This region of operation is characterized by the choice of two different equations, selected through the model parameter WIC (Weak Inversion Choice). WIC can be designated as follows:

WIC=0	No weak inversion (default)
WIC=1	ASPEC-style weak inversion
WIC=2	Enhanced HSPICE-style weak inversion

In addition to WIC, set the parameter NFS. NFS represents the number of fast states per centimeter squared. Reasonable values for NFS range from $1e10$ to $1e12$.

WIC=0, no weak inversion**WIC=1, the threshold voltage v_{th} is increased by the term $fast$**

$$v_{on} = v_{th} + fast$$

where:

$$fast = v_t \cdot \left[1 + \frac{q \cdot NFS}{COX} + \frac{\gamma}{2 \cdot (v_{sb} + PHI)^{1/2}} \right]$$

and v_t is the thermal voltage.

The current i_{ds} for $v_{gs} < v_{on}$ is given by:

$$i_{ds} = i_{ds}(v_{on}, v_{de}, v_{sb}) \cdot e^{\frac{v_{gs} - v_{on}}{fast}}$$

if $v_{gs} > v_{on}$, then

$$i_{ds} = i_{ds}(v_{gs}, v_{de}, v_{sb})$$

Note: The modified threshold voltage (v_{on}) is not used for strong inversion conditions.

WIC=2

The subthreshold region is limited between cutoff and strong inversion regions. Although it appears that, if the gate voltage is less than $v_{th} - PHI$, there can be no weak inversion conduction, there still can be diffusion conduction from the drain-to-bulk rather than drain-to-source.

$$v_{on} = v_{th} + fast$$

where:

$$fast = v_t \cdot \left[1 + \frac{q \cdot NFS}{COX} + \frac{\gamma}{2 \cdot (v_{sb} + PHI)^{1/2}} \right]$$

Cutoff Region, $v_{gs} \leq v_{th} - PHI$

$$i_{ds} = 0$$

Weak Inversion, $v_{th} - PHI < v_{gs} \leq v_{on}$

$$i_{ds} = i_{ds}(v_{on}, v_{de}, v_{sb}) \cdot \left(1 - \frac{v_{on} - v_{gs}}{fast + PHI}\right)^{WEX}$$

Strong Inversion, $v_{gs} > v_{on}$

$$i_{ds} = i_{ds}(v_{gs}, v_{de}, v_{sb})$$

Note: The modified threshold voltage (v_{on}) is not used in strong inversion conditions.

If WIC=3, the subthreshold current is calculated differently. In this case, the i_{ds} current is:

$$i_{ds} = i_{ds}(v_{gs}, v_{de}, v_{sb}) + i_{sub}(N0_{eff}, NDeff, v_{gs}, v_{ds})$$

The $N0_{eff}$ and $NDeff$ are functions of effective device width and length.

Effective Mobility, u_{eff}

All mobility equations have the general form:

$$u_{eff} = UO \cdot factor$$

u_{eff} Effective mobility at analysis temperature.

$factor$ Mobility degradation factor, see the following sections. Default=1.0

Use the MOB model parameter to select the mobility modulation equation used by Avant! True-Hspice models as follows:

MOB 0	No mobility reduction (default)
MOB 1	Gm equation
MOB 2	Frohman-Bentchkowski equation
MOB 3	Normal field equation
MOB 4	Universal field mobility reduction
MOB 5	Universal field mobility reduction with independent drain field
MOB 6	Modified MOB 3 equations (lateral field effect included)
MOB 7	Modified MOB 3 equations (lateral field effect not included)

These equations are described in the following sections.

MOB=0 Default, No Mobility

factor = 1.0 No mobility reduction

MOB=1 Gm Equation

Name (Alias)	Units	Default	Description
F1	1/V	0.0	Gate field mobility reduction
UTRA (F3)	factor	0.0	Source-drain mobility reduction factor

The MOB=1 equation is useful for transistors with constant source-to-bulk voltage, since the factor does not contain a v_{sb} term. Use of this equation can result in over-estimation of mobility for small gate voltages and large back-bias such as depletion pull-ups.

$$\text{factor} = \frac{1}{1 + F1 \cdot (v_{gs} - v_{b1} - F3 \cdot v_{de})}$$

$$v_{de} = \min(v_{ds}, v_{dsat})$$

Note: If the alternate saturation model is used, v_{de} is different for UPDATE=0 and UPDATE=1. See ‘[Alternate DC Model, \(ISPICE model\)](#)’ on page 9-73. Also, if VMAX>0, then $v_{de} = \min(v_{ds}, v_{sat})$, and if VMAX is not specified, then $v_{de} = \min(v_{ds}, v_{dsat})$.

MOB=2 Frohman-Bentchkowski Equation

Name (Alias)	Units	Default	Description
F1	V/cm	0.0	Critical gate-bulk electric field at which mobility reduction becomes significant
UEXP (F2)		0.0	Mobility exponent. Use 0.36 factor for n-channel and 0.15 for p-channel.
UTRA (F3)	factor	0.0	Source-drain mobility reduction factor
VMAX (VMX)	cm/s	0.0	Maximum drift velocity of carriers. Whether or not VMAX is set determines which calculation scheme is used for v_{dsat} . Use zero to indicate an infinite value.

Mobility reduction equation (MOB=2³) produces good results for high gate voltages and drain fields with constant back-bias. This equation is typically used for p-channel pull-ups and n-channel pull-downs. Specify a value for VMAX to cause the proper calculation scheme to be used for v_{dsat} . MOB=2 corresponds to MSINC UN=2 and is the SPICE default.

$$\text{factor} = \left[\frac{F1 \cdot \epsilon_{si}}{COX \cdot (v_{gs} - v_{bi} - F3 \cdot v_{de})} \right]^{F2}$$

where vde is defined the same as for MOB=1 equation.

MOB=3 Normal Field Equation

Name (Alias)	Units	Default	Description
F1	1/V	0.0	Low-field mobility multiplier
F4		1.0	Mobility summing constant
UEXP (F2)		0.0	Mobility exponent
UTRA (F3)	1/V	0.0	High-field mobility multiplier
VF1	V	0.0	Low to high field mobility (voltage switch)

This equation is the same as MSINC UN=1.

$$(v_{gs} - v_{th})^{F2} \leq VF1,$$

$$\text{factor} = \frac{1}{F4 + F1 \cdot (v_{gs} - v_{th})^{F2}}$$

If UPDATE=0, and $(v_{gs} - v_{th})^{F2} > VF1$,

$$\text{factor} = \frac{1}{F4 + F3 \cdot (v_{gs} - v_{th})^{F2}}$$

If UPDATE=1, 2 and $(v_{gs} - v_{th})^{F2} > VF1$,

$$\text{factor} = \frac{1}{F4 + (F1 - F3) \cdot VF1 + F3 \cdot (v_{gs} - v_{th})^{F2}}$$

MOB=4 and MOB=5 Universal Field Mobility Reduction

Name (Alias)	Units	Default	Description
ECRIT	V/cm	0.0	Critical electric drain field for mobility reduction. Use zero to indicate an infinite value.
F1	V/cm	0.0	Source-drain mobility reduction field (typical value 1e4 to 5e8)
MOB		0.0	Mobility equation selector. Set MOB=4 for critical field equation, or set MOB=5 for critical field equation with independent drain field.
UEXP (F2)	1/V ^{1/2}	0.0	Bulk mobility reduction factor (typical value 0 to 0.5)
UTRA (F3)	V/cm	0.0	Critical electric drain field for mobility reduction

The MOB=4 equation is the same as the MSINC UN=3 equation. The MOB=5 equation is the same as MOB=4 except that F3 substitutes for ECRIT in the expression for v_c .

The MOB=5 equation provides a better fit for CMOS devices in the saturation region. Do not specify a value for VMAX since velocity saturation is handled in the mobility equation.

$$\text{factor} = \frac{1}{1 + \frac{\text{COX}}{F1 \cdot \epsilon_{ox}} \cdot (v_{gs} - c_{th}) + \frac{v_{de}}{v_c} + F2 \cdot (v_{sb} + \text{PHI})^{1/2}}$$

If MOB=4,

$$v_c = \text{ECRIT} \cdot \text{Leff}$$

If MOB=5,

$$v_c = F3 \cdot \text{Leff}$$

Note: If you use the alternate saturation model, vde is different for UPDATE=0 and UPDATE=1, 2.

MOB=6, 7 Modified MOB=3

This mobility equation is the same as MOB=3, except the equation uses VTO instead of vth. When MOB=6 is used, the current ids also is modified as follows:

$$ids = \frac{ids}{1 + F1 \cdot \left(vgs - vth - \frac{vde}{2} \right) + \frac{UTRA}{Leff} \cdot vde}$$

Channel Length Modulation

The basic MOSFET current equation for ids describes a parabola, where the peak corresponds to the drain-to-source saturation voltage (vdsat). Long-channel MOSFETs generally demonstrate ideal behavior. For vds voltages greater than vdsat, there is no increase in the ids current. As the channel length decreases, the current in the saturation region continues to increase. This increase in current is modeled as a decrease in the effective channel length. Except for CLM=5 and 6, the channel length modulation equations are only calculated when the device is in the saturation region. The Avant! True-Hspice provides several channel length modulation equations; all (except for CLM=5) modify the ids equation as follows:

$$ids = \frac{ids}{1 - \frac{\Delta L}{Leff}}$$

ΔL is the change in channel length due to MOSFET electric fields.

Use the CLM model parameter to designate the channel length modulation equation that the True-Hspice model uses, as follows:

CLM = 0	No channel length modulation (default)
CLM = 1	one-sided step depletion layer drain field equation
CLM = 2	Frohmman's electrostatic fringing field equation
CLM = 3	One-sided step depletion layer drain field equation, with carrier velocity saturation
CLM = 4	Wang's equation: linearly graded depletion layer
CLM = 5	Avant! channel length modulation
CLM = 6	Avant! ΔL equations

These equations and the associated model parameters are discussed in the following sections.

CLM=0 No Channel Modulation—Default

$$\Delta L = 0$$

This is the default channel length equation, representing no channel length modulation; it corresponds to MSINC GDS=0.0

CLM=1 Step Depletion Equation

Name (Alias)	Units	Default	Description
KL		0.0	Empirical constant (saturation voltage)
LAMBDA (LAM, LA)	$\text{cm/V}^{1/2}$	1.137e-4	Channel length modulation (–s calculated from NSUB unless specified) Default LAMBDA corresponds to default NSUB value

$$\Delta L = \text{LAMBDA} \cdot (v_{ds} - v_{dsat})^{1/2} \cdot \left(\frac{v_{dsat}}{v_{sat}} \right)^{KL}$$

If not user-specified, LAMBDA is calculated as:

$$\text{LAMBDA} = \left(\frac{2 \cdot \epsilon_{si}}{q \cdot \text{DNB}} \right)^{1/2}$$

This is a one-sided step depletion region formulation by Grove: ΔL varies with the depletion layer width, which is a function of the difference between the effective saturation voltage (v_{dsat}) and the drain-to-source channel voltage (v_{ds}). This equation is typically used for long channels and high dopant concentrations. This corresponds to GDS=1 in MSINC.

CLM=2 Electrostatic Fringing Field

Name (Alias)	Units	Default	Description
A1		0.2	First fringing field factor gate-drain
A2		0.6	Second fringing field factor gate- v_{dsat}

$$\Delta L = \frac{\epsilon_{si}}{\text{COX}} \cdot \frac{v_{ds} - v_{dsat}}{A1 \cdot (v_{ds} - v_{gs} + v_{bi}) + A2 \cdot (v_{gs} - v_{bi} - v_{dsat})}$$

The fringing field equation, or electrostatic channel length reduction, developed by Frohman-Bentchkowski, is most often used for modeling short-channel enhancement transistors. In MSINC, the equivalent equation is GDS=2.

CLM=3 Carrier Velocity Saturation

Name (Alias)	Units	Default	Description
KA		1.0	v_{ds} scaling factor for velocity saturation
KCL		1.0	Exponent for v_{sb} scaling factor

Name (Alias)	Units	Default	Description
KU		0.0	Velocity saturation switch. If $KU \leq 1$, the standard velocity saturation equation is used.
LAMBDA (LAM, LA)	cm/ $V^{1/2}$	1.137e-4	Channel length modulation. This parameter is calculated from NSUB if not specified. The default LAMBDA corresponds to the default NSUB value.
MAL		0.5	vds exponent for velocity saturation
MCL		1.0	Short channel exponent

$$\Delta L = v_{fu}^{(2 \cdot MCL)} \cdot LAMBDA \cdot [(v_{ds} - v_{fa} \cdot v_{sat} + KCL \cdot v_{sb} + PHI)^{1/2} - (KCL \cdot v_{sb} + PHI)^{1/2}]$$

This equation is an extension of the first depletion layer equation, CLM=1, and includes the effects of carrier velocity saturation and the source-to-bulk voltage (v_{sb}) depletion layer width. It represents the basic ISPICE equation. See [‘Alternate DC Model, \(ISPICE model\)’ on page 9-73](#) for definitions of v_{fa} and v_{fu} .

CLM=4, Wang’s Equation

Name (Alias)	Units	Default	Description
A1	m	0.2	Junction depth $A1_{scaled} = A1 \cdot SCALM$
DND	cm^{-3}	1e20	Drain diffusion concentration

Linearly Graded Depletion Layer

$$\Delta L = \left[\frac{2.73e5 \cdot A1scaled}{DNB \cdot \ln\left(\frac{DND}{DNB}\right)} \right]^{1/3} \cdot [(vds - vdsat + PHI)^{1/3} - PHI^{1/3}]$$

Wang's equation allows the inclusion of junction characteristics in the calculation of channel length modulation. The equation assumes that the junction approximated a linearly-graded junction and provides a value of 0.33 for the exponent. This equation is similar to MSINC GDS=3.

CLM=5, True-Hspice Model Channel Length Modulation

Name (Alias)	Units	Default	Description
LAMBDA	amp/V ²	0	Constant coefficient
VGLAM	1/V	0	Constant coefficient

When CLM=5, the current ids is increased by idssat, given as:

$$idssat = \frac{weff}{Leff} \cdot LAMBDA \cdot vds \cdot (vgs - vth) \cdot [1 + VGLAM \cdot (vgs - vth)]$$

$$ids = ids + idssat$$

Note: The equation adds the idssat term to ids in all regions of operation. Also, LAMBDA is a function of temperature.

CLM=6, Star-Hspice ΔL Equation

Name (Alias)	Units	Default	Description
LAMBDA	1/V ^{KL}	0	vds coefficient
LAM1	1/m	0	Channel length coefficient
KL		0	vds exponent
VGLAM	1/V	0	Gate drive coefficient

Unlike the other CLMs, this equation calculates the channel length modulation (ΔL) in all regions of operations and uses it to modify current i_{ds} .

$$\Delta L = \frac{L_{eff} \cdot LAMBDA \cdot v_{ds}^{KL} \cdot [1 + VGLAM \cdot (v_{gs} - v_{th})]}{1 + LAM1 \cdot L_{eff}}$$

and:

$$i_{ds} = \frac{i_{ds}}{1 - \frac{\Delta L}{L_{eff}}}$$

Note: LAMBDA is a function of temperature.

ASPEC Compatibility

Make MOSFET models compatible with ASPEC by specifying ASPEC=1 in the .OPTION statement and LEVEL=6 in the associated MOSFET model statement.

If you assign the element parameters without keynames, you must use the parameter sequence given in the general format. The Avant! True-Hspice model assigns parameters in the order they are listed in the element statement. Errors occur if parameter names are also element keynames.

When Option ASPEC is in effect, a number of program variations occur. The MOSFET model parameter LEVEL is set to 6.

Note: Setting LEVEL=6 in the model does not invoke ASPEC.

ASPEC sets the following options:

MOSFET Option	WL = 1
General Options	SCALE = 1e-6
	SCALM = 1e-6

Since the ASPEC option sets the SCALE and SCALM options, it effectively changes the default units of any parameters affected by these options; use parameter values consistent with these scaling factors.

ASPEC sets the following model parameter defaults:

LEVEL	=	6
ACM	=	1
CJ	=	0.0
IS	=	0.0
NSUB	=	1e15

Note: NSUB is not be calculated from GAMMA, if UPDATE=1 or 2.

PHI	=	$1 \cdot \Phi_f$ (the Fermi potential)
TLEV	=	1
TLEVC	=	1

TLEV (TLEVC in turn, selects the ASPEC method of temperature update for the parameters CJ, CJSW, PB, PHP, VTO, and PHI.

Note: If PHI is entered explicitly, however, it is not updated for temperature. SCALM does not effect the scaling of parameters for the ASPEC mode. If SCALM is specified when using ASPEC, the Avant! True-Hspice model generates an error stating that SCALM is ignored.

LEVEL 7 IDS Model

The LEVEL 7 model is the same as the LEVEL 6 model except for the value of PHI.

If PHI is specified, then

For LEVEL=6,

$\Phi_s = \frac{\text{PHI}}{2}$, where Φ_s is the surface potential.

For LEVEL=7,

$$\Phi_s = \text{PHI}$$

To transform a LEVEL 7 equation to LEVEL 6, make the following substitution:

$$\text{PHI} \rightarrow 2 \cdot \text{PHI}$$

To transform a LEVEL 6 model into a LEVEL 7 model, make the following substitution:

$$\text{PHI}(\text{Level } 7) = \text{PHI}(\text{Level } 6)/2$$

LEVEL 8 IDS Model

The LEVEL 8 model, derived from research at Intersil and General Electric, is an enhanced version of the LEVEL 2 ids equation. LEVEL 2 differs from LEVEL 8 in the following areas: the effective substrate doping, threshold voltage, effective mobility, channel length modulation, and subthreshold current.

LEVEL 8 Model Parameters

This section lists the LEVEL 8 model parameters.

Basic DC Model Parameters

Name (Alias)	Units	Default	Description
LEVEL		1.0	IDS equation selector. Use LEVEL 8 for the advanced model using finite differences.
COX	F/m ²	3.45314 e-4	Oxide capacitance per unit gate area. This parameter is calculated from TOX if not specified.
ECRIT (ESAT)	V/cm	0.0	Critical electric field for carrier velocity saturation, from Grove: <div style="margin-left: 40px;">electrons 6e4 holes 2.4e4</div> Use zero to indicate an infinite value.
SNVB	1/ (V cm ³)	0.0	Slope of doping concentration versus vsb (element parameter). (Multiplied by 1e6)
TOX	m	1e-7	Oxide thickness

Name (Alias)	Units	Default	Description
VMAX (VMX, VSAT)	m/s	0.0	Maximum drift velocity of carriers. Use zero to indicate an infinite value.

Effective Channel Width and Length Parameters

Name (Alias)	Units	Default	Description
DEL	m	0.0	Channel length reduction on each side. DEL is applicable in most MOSFET models. An exception is the BSIM (LEVEL 13) model, where DEL is not present. $DEL_{scaled} = DEL \cdot SCALM$
LD (DLAT, LATD)	m		Lateral diffusion into channel from source and drain diffusion. <ul style="list-style-type: none"> ■ If LD and XJ are unspecified, LD default=0.0 ■ If LD is unspecified, but XJ is specified, LD default=0.75 · XJ $LD_{scaled} = LD \cdot SCALM$.
LDAC	m		This parameter is the same as LD, but if LDAC is included in the .MODEL statement, it replaces LD in the L_{eff} calculation for AC gate capacitance.
WD	m	0.0	Lateral diffusion into channel from bulk along width $WD_{scaled} = WD \cdot SCALM$

Name (Alias)	Units	Default	Description
WDAC	m		This parameter is the same as WD, but if WDAC is included in the .MODEL statement, it replaces WD in the Weff calculation for AC gate capacitance.
LMLT		1.0	Length shrink factor
LREF	m	0.0	Channel length reference $LREF_{scaled} = LREF \cdot SCALM$
WMLT		1.0	Diffusion layer and width shrink factor
WREF	m	0.0	Channel width reference $WREF_{scaled} = WREF \cdot SCALM$
XJ	m	0.0	Metallurgical junction depth $XJ_{scaled} = XJ \cdot SCALM$
XL (DL, LDEL)	m	0.0	Accounts for masking and etching effects $XL_{scaled} = XL \cdot SCALM$
XW (WDEL, DW)	m	0.0	Accounts for masking and etching effects $XW_{scaled} = XW \cdot SCALM$

Threshold Voltage Parameters

Name (Alias)	Units	Default	Description
CAV		0.0	Thermal voltage multiplier for the weak inversion equation
DELTA		0.0	Narrow width factor for adjusting threshold

Name (Alias)	Units	Default	Description
ETA		0.0	Drain-induced barrier lowering (DIBL) effect coefficient for threshold voltage
GAMMA	$V^{1/2}$		Body effect factor. This parameter is calculated from NSUB if not specified (see ‘ Common Threshold Voltage Equations ’ on page 8-52).
LND	$\mu m/V$	0.0	ND length sensitivity
LN0	μm	0.0	N0 length sensitivity
ND	$1/V$	0.0	Drain subthreshold factor (typical value=1)
N0		0.0	Gate subthreshold factor (typical value=1)
WIC		0.0	Sub-threshold model selector
WND	$\mu m/V$	0.0	ND width sensitivity
WN0	μm	0.0	N0 width sensitivity
NFS (DFS, NF, DNF)	$cm^{-2} V_1$	0.0	Fast surface state density
NSUB (DNB, NB)	cm^{-3}	1e15	Bulk surface doping. This parameter is calculated from GAMMA if not specified.
PHI	V	0.576	Surface inversion potential. This parameter is calculated from NSUB if not specified (see ‘ Common Threshold Voltage Equations ’ on page 8-52).
VTO(VT)	V		Zero-bias threshold voltage. This parameter is calculated if not specified (see ‘ Common Threshold Voltage Equations ’ on page 8-52).

Mobility Parameters

Name (Alias)	Units	Default	Description
MOB		6.0	Mobility equation selector (can be set to 2, 3, 6, or 7 in LEVEL 8)
UCRIT	V/cm	1e4	<p>MOB=6, UEXP>0 Critical field for mobility degradation, UEXP operates as a switch.</p> <p>MOB=6, UEXP≤0 Critical field for mobility degradation. Typical value is 0.01 V⁻¹.</p>
UEXP (F2)		0.0	Critical field exponent in mobility degradation
UTRA	m/V	0.0	Transverse field coefficient (mobility)
UO (UB, UBO)	cm ² / (V s)	600 (N) 250 (P)	Low field bulk mobility. This parameter is calculated from KP (BETA) if KP (BETA) is input.

Channel Length Modulation Parameters

Name (Alias)	Units	Default	Description
A1		0.2	Channel length modulation exponent (CLM=8)
CLM		7	Channel length modulation equation selector
LAM1	1/m	0.0	Channel length modulation length correction
LAMBDA (LAM, LA)		0.0	Channel length modulation coefficient

LEVEL 8 Model Equations

This section lists the LEVEL 8 model equations.

IDS Equations

LEVEL 8 ids equations are the same as the LEVEL 2 model. These equations are repeated here for convenience.

Cutoff Region, $v_{gs} \leq v_{th}$

$$ids = 0 \quad (\text{See subthreshold current})$$

On Region, $v_{gs} > v_{th}$

$$ids = \beta \cdot \left\{ \left(v_{gs} - v_{b1} - \frac{\eta \cdot v_{de}}{2} \right) \cdot v_{de} - \frac{2}{3} \cdot \gamma \cdot [(\Phi + v_{de} + v_{sb})^{3/2} - (\Phi + v_{sb})^{3/2}] \right\}$$

where:

$$v_{de} = \min(v_{ds}, v_{dsat})$$

$$\eta = 1 + DELTA \cdot \frac{\pi \cdot \epsilon_{si}}{4 \cdot COX \cdot W_{eff}}$$

$$\beta = KP \cdot \frac{W_{eff}}{L_{eff}}$$

Effective Channel Length and Width

The model calculates effective channel length and width from the drawn length and width as follows:

$$L_{eff} = L_{scaled} \cdot L_{MLT} + XL_{scaled} - 2 \cdot (LD_{scaled} + DEL_{scaled})$$

$$W_{eff} = M \cdot (W_{scaled} \cdot W_{MLT} + XW_{scaled} - 2 \cdot WD_{scaled})$$

$$LREF_{eff} = LREF_{scaled} \cdot L_{MLT} + XL_{scaled} - 2 \cdot (LD_{scaled} + DEL_{scaled})$$

$$WREF_{eff} = M \cdot (WREF_{scaled} \cdot W_{MLT} + XW_{scaled} - 2 \cdot WD_{scaled})$$

Effective Substrate Doping, n_{sub}

Specify the model parameter SNVB to vary substrate doping concentration linearly as a function of v_{sb} .

$$n_{sub} = NSUB + SNVB \cdot v_{sb}$$

The γ , Φ , and x_d parameters are computed using the above equation for n_{sub} .

$$\gamma = \frac{\sqrt{2 \cdot \epsilon_{si} \cdot q \cdot n_{sub}}}{COX}$$

$$\Phi = 2 \cdot v_t \cdot \ln\left(\frac{n_{sub}}{n_i}\right)$$

$$x_d = \sqrt{\frac{2 \cdot \epsilon_{si}}{q \cdot n_{sub}}}$$

If SNVB is zero, then $\gamma = GAMMA$. The γ value is adjusted for short-channel effect the same way as the LEVEL 2 model. Also, Φ is calculated using NSUB.

Threshold Voltage, v_{th}

Specify ETA to include the threshold voltage reduction due to potential barrier lowering effect.

$$v_{bi} = VTO - \gamma \cdot \sqrt{\Phi} - \frac{8.14e-22 \cdot ETA}{COX \cdot L_{eff}^3} \cdot v_{ds} + (\eta - 1) \cdot (v_{sb} + \Phi)$$

$$v_{th} = v_{bi} + \gamma \cdot \sqrt{v_{sb} + \Phi}$$

The γ is modified for short-channel effect, the same as in the LEVEL 2 model, to get effective γ .

Saturation Voltage v_{dsat}

The saturation voltage v_{sat} is computed the same as in the LEVEL 2 model. The carrier velocity effect is included only when ECRIT is greater than zero.

$ECRIT > 0$,

$$v_{dsat} = v_{sat} + v_c - \sqrt{v_{sat}^2 + v_c^2}$$

where:

$$v_c = ECRIT \cdot L_{eff}$$

$ECRIT \leq 0$ or $MOB=7$,

$$v_{dsat} = v_{sat}$$

v_{sat} is computed as in the LEVEL=2 model (see [Saturation Voltage, \$v_{dsat}\$ on page 9-16](#)).

Effective Mobility, u_{eff}

The mobility equation selector MOB controls the mobility reduction equations. In the LEVEL 8 model, set MOB to 2, 3, 6, or 7. Default=6.

MOB=2 Mobility Reduction

$$u_{eff} = UO \cdot \left[\frac{\epsilon_{se} \cdot UCRIT}{COX \cdot (v_{gs} - v_{th} - UTRA \cdot v_{de})} \right]^{UEXP}$$

MOB=3 Mobility Reduction

$$u_{eff} = \frac{UO}{1 + \frac{2.1e-8 \cdot (v_{gs} + v_{th} + egfet - \Phi)}{6 \cdot TOX}}$$

where $egfet$ is the silicon energy gap at the analysis temperature.

$$egfet = 1.16 - \frac{7.02e-4 \cdot t^2}{t + 1108}$$

where t is the temperature in degrees Kelvin.

If $V_{MAX} > 1$,

$$u_{eff} = \frac{u_{eff}}{1 + \frac{u_{eff}}{V_{MAX} \cdot L_{eff}} \cdot v_{de}}$$

MOB=6 Mobility Reduction

For $U_{EXP} > 0$,

$$\text{If } (v_{gs} - v_{th}) > \frac{\epsilon_{si} \cdot U_{CRIT}}{COX}$$

$$\text{then } u_{eff} = \frac{UO \cdot \left[\frac{\epsilon_{si} \cdot U_{CRIT}}{COX \cdot (v_{gs} - v_{th})} \right]^{U_{EXP}}}{1 + \frac{UTRA}{L_{eff}} \cdot v_{de}}$$

$$\text{otherwise, } u_{eff} = \frac{UO}{1 + \frac{UTRA}{L_{eff}} \cdot v_{de}}$$

For $U_{EXP} = 0$

$$u_{eff} = \frac{UO}{[1 + U_{CRIT} \cdot (v_{gs} - v_{th})] \cdot \left(1 + \frac{UTRA}{L_{eff}} \cdot v_{de} \right)}$$

UCRIT for $U_{EXP} = 0$ has a dimension of (1/V).

MOB=7 Mobility Reduction

$$u_{eff} = \frac{UO}{1 + UTRA \cdot \left(v_{gs} - v_{bi} - \eta \cdot \frac{v_{de}}{2} + \frac{body}{v_{de}} \right)}$$

where:

$$\text{body} = \frac{2}{3} \cdot \gamma \cdot [(v_{de} + v_{sb} + \Phi)^{3/2} - (v_{sb} + \Phi)^{3/2}]$$

Channel Length Modulation

The equation selector CLM controls the channel length modulation equations. In the LEVEL 8 model, set CLM to 6, 7, and 8. Default=7.

CLM=6 SPICE Channel Length Modulation

If LAMBDA=0,

$$\lambda = \frac{x_d}{l_{eff} \cdot v_{ds}} \cdot \sqrt{\frac{v_{ds} - v_{dsat}}{4}} + \sqrt{1 + \left(\frac{v_{ds} - v_{dsat}}{4}\right)^2}$$

otherwise,

$$\lambda = \text{LAMBDA}$$

then,

$$\Delta L = \frac{\lambda \cdot L_{eff} \cdot v_{ds}}{1 + \text{LAM1} \cdot L_{eff}}$$

Note: The LEVEL 2 model has no LAM1 term.

The current is modified for channel length modulation effect in entire regions as:

$$i_{ds} = \frac{i_{ds}}{1 - \frac{\Delta L}{L_{eff}}}$$

CLM=7 Intersil Channel Length Modulation

The ΔL is only computed for the saturation region.

$v_{ds} > v_{dsat}$

$$\Delta L = \frac{LAMBDA \cdot L_{eff}}{1 + LAM1 \cdot L_{eff}} \cdot (v_{ds} - v_{dsat})$$

and:

$$i_{ds} = \frac{i_{ds}}{L - \frac{\Delta L}{L_{eff}}}$$

CLM=8

The ΔL is only computed for the saturation region.

$v_{ds} > v_{dsat}$

$$\Delta L = \frac{L_{eff}}{1 + \frac{(1 + LAM1 \cdot L_{eff}) \cdot (1 + v_{de})^{A1}}{LAMBDA \cdot (v_{ds} - v_{de})}}$$

and:

$$i_{ds} = \frac{i_{ds}}{1 - \frac{\Delta L}{L_{eff}}}$$

Subthreshold Current I_{ds}

The LEVEL 8 model has different subthreshold current equations, depending on the value of model parameter CAV.

Define:

$$fast = v_t \cdot \left[\eta + \frac{q \cdot NFS}{COX} + \frac{\gamma}{2 \cdot (v_{sb} + \Phi)^{1/2}} + \frac{\epsilon_{si} \cdot q \cdot SNVB \cdot \sqrt{v_{sb} + \Phi}}{\gamma \cdot COX^2} \right]$$

CAV≠0

$$v_{on} = v_{th} + CAV \cdot fast$$

Subthreshold Region, $v_{gs} < v_{on}$

If $v_{gs} > v_{th}$

$$ids = ids(v_{on}, v_{de}, v_{sb}) \cdot e^{\left(-1 - \frac{CAV}{2}\right)} \cdot e^{\left\{\left[\frac{1}{fast} - \frac{(CAV-2) \cdot (v_{gs} - v_{th})}{2 \cdot CAV^2 \cdot fast^2}\right](v_{gs} - v_{th})\right\}}$$

If $v_{gs} \leq v_{th}$

$$ids = ids(v_{on}, v_{de}, v_{sb}) \cdot e^{\left(-1 - \frac{CAV}{2}\right)} \cdot e^{\left(\frac{v_{gs} - v_{th}}{fast}\right)}$$

CAV=0

If CLM=8,

$$v_{on} = v_{th} + 3 \cdot fast$$

otherwise,

$$v_{on} = v_{th} + 2 \cdot fast$$

Subthreshold Region, $v_{gs} < v_{on}$

$$ids = ids(v_{on}, v_{de}, v_{sb}) \cdot e^{\left(\frac{v_{gs} - v_{on}}{fast}\right)}$$

If WIC=3, the subthreshold current is calculated differently. In this case the ids current is:

$$ids = ids(v_{gs}, v_{de}, v_{sb}) + isub(N0eff, NDeff, v_{gs}, v_{ds})$$

N0eff and NDeff are functions of effective device width and length.

LEVEL 13 BSIM Model

The LEVEL 13 MOSFET model is an adaptation of BSIM (Berkeley Short Channel IGFET) from SPICE 2G.6 (SPICE). The model is formulated on the device physics of small-geometry MOS transistors. To invoke the subthreshold region, set the model parameter N0 (low field weak inversion gate drive coefficient) to less than 200. The Level 13 wire model (from resistor element), which is compatible with SPICE BSIM interconnect model for polysilicon and metal layers, simulates resistors and capacitors generated with interconnect. The capacitor model (from capacitor element) simulates capacitors generated with interconnect. The MOSFET diffusion model is compatible with the SPICE BSIM diffusion model.

Two different types of formats are available for specifying the BSIM model parameters. Enter the model parameters as a sequence of numbers similar to SPICE, or set them using model parameter assignments. When converting from SPICE to the Avant! models, the keyletter for the MOSFET device is S for SPICE BSIM and M for the Avant! model. (Refer to the example of the BSIM model circuit file at the end of this section.) Some model parameter names have been modified, due to the SPICE BSIM model installation.

BSIM Model Features

- Vertical field dependence of carrier mobility
- Carrier velocity saturation
- Drain-induced barrier lowering
- Depletion charge sharing by source and drain
- Non-uniform doping profile for ion-implanted devices
- Channel length modulation
- Subthreshold conduction
- Geometric dependence of electrical parameters

LEVEL 13 Model Parameters

Note: When reading parameter names, be aware of the difference in appearance between the upper case letter O, the lower case letter o, and the number zero (0).

For reference purposes only, the default values below are obtained from a medium size n-channel MOSFET device.

All LEVEL 13 parameters should be specified using NMOS conventions, even for PMOS (for example, $\text{ETA0}=0.02$, not $\text{ETA0}=-0.02$).

Transistor Process Parameters

Name (Alias)	Units	Default	Description
LEVEL		1	MOSFET model level selector, set to 13 for the BSIM model
CGBOM, (CGB0)	F/m	2.0e-10	Gate-to-bulk parasitic capacitance (F/m of length)
CGDOM, (CGD0)	F/m	1.5e-9	Gate-to-drain parasitic capacitance (F/m of width)
CGSOM, (CGS0)	F/m	1.5e-9	Gate-to-source parasitic capacitance (F/m of width)
DL0	μm	0.0	Difference between drawn poly and electrical
DW0	μm	0.0	Difference between drawn diffusion and electrical
DUM1		0.0	Dummy (not used)
DUM2		0.0	Dummy (not used)

Name (Alias)	Units	Default	Description
ETA0		0.0	Linear vds threshold coefficient
LETA	mm	0.0	Length sensitivity
WETA	μm	0.0	Width sensitivity
K1	$\text{V}^{1/2}$	0.5	Root-vsb threshold coefficient
LK1	$\text{V}^{1/2} \cdot \mu\text{m}$	0.0	Length sensitivity
WK1	$\text{V}^{1/2} \cdot \mu\text{m}$	0.0	Width sensitivity
K2		0.0	Linear vsb threshold coefficient
LK2	μm	0.0	Length sensitivity
WK2	μm	0.0	Width sensitivity
MUS	$\text{cm}^2/(\text{V} \cdot \text{s})$	600	High drain field mobility
LMS (LMUS)	$\mu\text{m cm}^2/(\text{V s})$	0.0	Length sensitivity
WMS (WMUS)	$\mu\text{m cm}^2/(\text{V s})$	0.0	Width sensitivity
MUZ	$\text{cm}^2/(\text{V} \cdot \text{s})$	600	Low drain field first order mobility
LMUZ	$\mu\text{m cm}^2/(\text{V s})$	0.0	Length sensitivity
WMUZ	$\mu\text{m cm}^2/(\text{V s})$	0.0	Width sensitivity

Name (Alias)	Units	Default	Description
N0		0.5	Low field weak inversion gate drive coefficient (a value of 200 for N0 disables weak inversion calculation)
LN0		0.0	Length sensitivity
WN0		0.0	Width sensitivity
NB0		0.0	Vsb reduction to low field weak inversion gate drive coefficient
LNB		0.0	Length sensitivity
WNB		0.0	Width sensitivity
ND0		0.0	Vds reduction to low field weak inversion gate drive coefficient
LND		0.0	Length sensitivity
WND		0.0	Width sensitivity
PHI0	V	0.7	Two times the Fermi potential
LPHI	V· μm	0.0	Length sensitivity
WPHI	V· μm	0.0	Width sensitivity
TREF	°C	25.0	Reference temperature of model (local override of TNOM)
TOXM, (TOX)	μm , (m)	0.02	Gate oxide thickness (TOXM or TOX >1 is interpreted as Angstroms)
U00	1/V	0.0	Gate field mobility reduction factor
LU0	$\mu\text{m}/\text{V}$	0.0	Length sensitivity
WU0	$\mu\text{m}/\text{V}$	0.0	Width sensitivity
U1	$\mu\text{m}/\text{V}$	0.0	Drain field mobility reduction factor

Name (Alias)	Units	Default	Description
LU1	$\mu\text{m}^2/\text{V}$	0.0	Length sensitivity
WU1	$\mu\text{m}^2/\text{V}$	0.0	Width sensitivity
VDDM	V	50	Critical voltage for high drain field mobility reduction
VFB0 (VFB)	V	-0.3	Flatband voltage
LVFB	$\text{V}\cdot\mu\text{m}$	0.0	Length sensitivity
WVFB	$\text{V}\cdot\mu\text{m}$	0.0	Width sensitivity
X2E	1/V	0.0	Vsb correction to linear vds threshold coefficient
LX2E	$\mu\text{m}/\text{V}$	0.0	Length sensitivity
WX2E	$\mu\text{m}/\text{V}$	0.0	Width sensitivity
X2M (X2MZ)	$\text{cm}^2/(\text{V}^2\cdot\text{s})$	0.0	Vsb correction to low field first order mobility
LX2M (LX2MZ)	$\mu\text{m}\cdot\text{cm}^2/(\text{V}^2\cdot\text{s})$	0.0	Length sensitivity
WX2M (WX2MZ)	$\mu\text{m}\cdot\text{cm}^2/(\text{V}^2\cdot\text{s})$	0.0	Width sensitivity
X2MS	$\text{cm}^2/(\text{V}^2\text{ s})$	0.0	Vbs reduction to high drain field mobility
LX2MS	$\mu\text{m cm}^2/(\text{V}^2\text{ s})$	0.0	Length sensitivity
WX2MS	$\mu\text{m cm}^2/(\text{V}^2\text{ s})$	0.0	Width sensitivity

Name (Alias)	Units	Default	Description
X2U0	$1/V^2$	0.0	Vsb reduction to GATE field mobility reduction factor
LX2U0	$\mu m/V^2$	0.0	Length sensitivity
WX2U0	$\mu m/V^2$	0.0	Width sensitivity
X2U1	$\mu m/V^2$	0.0	Vsb reduction to DRAIN field mobility reduction factor
LX2U1	$\mu m^2/V^2$	0.0	Length sensitivity
WX2U1	$\mu m^2/V^2$	0.0	Width sensitivity
X3E	$1/V$	0.0	Vds correction to linear vds threshold coefficient
LX3E	$\mu m/V$	0.0	Length sensitivity
WX3E	$\mu m/V$	0.0	Width sensitivity
X3MS	$cm^2/(V^2 \cdot s)$	5.0	Vds reduction to high drain field mobility
LX3MS	$\mu m \cdot cm^2/(V^2 \cdot s)$	0.0	Length sensitivity
WX3MS	$\mu m \cdot cm^2/(V^2 \cdot s)$	0.0	Width sensitivity
X3U1	$\mu m/V^2$	0.0	Vds reduction to drain field mobility reduction factor
LX3U1	$\mu m^2/V^2$	0.0	Length sensitivity

Name (Alias)	Units	Default	Description
WX3U1	$\mu\text{m}^2/\text{V}$ ₂	0.0	Width sensitivity
XPART		1.0	Selector for gate capacitance charge-sharing coefficient

Diffusion Layer Process Parameters

Name (Alias)	Units	Default	Description
CJW, (CJSW)	F/m	0.0	Zero-bias bulk junction sidewall capacitance
CJM, (CJ)	F/m ²	4.5e-5	Zero-bias bulk junction bottom capacitance
DS	m	0.0	Average variation of size due to side etching or mask compensation (not used)
IJS, (JS)	A/m ²	0	Bulk junction saturation current
JSW	A/m	0.0	Sidewall bulk junction saturation current
MJ0, (MJ)		0.5	Bulk junction bottom grading coefficient
MJW, (MJSW)		0.33	Bulk junction sidewall grading coefficient
PJ, (PB)	V	0.8	Bulk junction bottom potential
PJW, (PHP)	V	0.8	Bulk junction sidewall potential
RSHM, (RSH)	ohm/sq	0.0	Sheet resistance/square
WDF	m	0.0	Default width of the layer (not used)

Note: The wire model includes poly and metal layer process parameters.

Basic Model Parameters

Name (Alias)	Units	Default	Description
LD (DLAT, LATD)	m		<p>Lateral diffusion into channel from source and drain diffusion.</p> <ul style="list-style-type: none"> ■ If LD and XJ are unspecified, then LD default=0.0 ■ If LD is unspecified but XJ is specified, LD is calculated from XJ. LD Default=0.75 · XJ <p>LDscaled = LD · SCALM</p>
LDAC	m		<p>This parameter is the same as LD, but if LDAC is included in the .MODEL statement, it replaces LD in the L_{eff} calculation for AC gate capacitance.</p>
LMLT		1.0	Length shrink factor
LREF	m	0.0 *	<p>Channel length reference</p> <p>LREFscaled = LREF · SCALM</p>
WD	m	0.0	<p>Lateral diffusion into channel from bulk along width</p> <p>WDscaled = WD · SCALM</p>
WDAC	m		<p>This parameter is the same as WD, but if WDAC is included in the .MODEL statement, it replaces WD in the W_{eff} calculation for AC gate capacitance.</p>
WMLT		1.0	Diffusion layer and width shrink factor

Name (Alias)	Units	Default	Description
XL (DL, LDEL)	m	0.0	Accounts for masking and etching effects $XL_{scaled} = XL \cdot SCALM$
XW (DW, WDEL)	m	0.0	Accounts for masking and etching effects $XW_{scaled} = XW \cdot SCALM$
WREF	m	0.0 *	Reference channel width $WREF_{scaled} = WREF \cdot SCALM$

Note: *If LREF and WREF are not defined in the model, they take a value of infinity. The default of 0.0 is for both Star-Hspice and Star-Sim simulators.

Temperature Parameters

Name (Alias)	Units	Default	Description
BEX		-1.5	Temperature exponent for MUZ and MUS mobility parameters
FEX		0.0	Temperature exponent for mobility reduction factor U1
TCV	V/°K	0.0	Flat-band voltage temperature coefficient
TREF	°C	25	Temperature at which parameters are extracted. This parameter defaults to the option <i>TNOM</i> , which defaults to 25 °C.

Sensitivity Factors of Model Parameters

For transistors, denote the L (channel length) and W (channel width) sensitivity factors of a basic electrical parameter are denoted by adding the characters ‘L’ and ‘W’ at the start of the name. For example, VFB0 sensitivity factors are LVFB and WVFB. If A0 is a basic parameter, then LA and WA are the corresponding L and W sensitivity factors of this parameter. LA and WA cannot be scaled using the SCALM option. The model uses the general formula below to obtain this parameter value.

$$A = A0 + LA \cdot \left(\frac{1}{L_{\text{eff}}} - \frac{1}{L_{\text{REFeff}}} \right) + WA \cdot \left(\frac{1}{W_{\text{eff}}} - \frac{1}{W_{\text{REFeff}}} \right)$$

LA and WA are specified in units of microns times the units of A0.

The left side of the equation represents the effective model parameter value after device size adjustment. All the effective model parameters are in lower case and start with the character “z”, followed by the parameter name.

Example

$$VFB0 = -0.350\text{v}$$

$$LVFB = -0.1\text{v}\mu$$

$$WVFB = 0.08\text{v} \cdot \mu$$

$$L_{\text{eff}} = 1 \cdot 10^{-6}\text{m} = 1\mu$$

$$W_{\text{eff}} = 2 \cdot 10^{-6}\text{m} = 2\mu$$

$$L_{\text{REFeff}} = 2 \cdot 10^{-6}\text{m} = 2\mu$$

$$W_{\text{REFeff}} = 1 \cdot 10^{-5}\text{m} = 10\mu$$

$$z_{\text{vfb}} = VFB0 + LVFB \cdot \left(\frac{1}{L_{\text{eff}}} - \frac{1}{L_{\text{REFeff}}} \right) + WVFB \cdot \left(\frac{1}{W_{\text{eff}}} - \frac{1}{W_{\text{REFeff}}} \right)$$

$$z_{vfb} = -0.35v + -0.1v \cdot \mu \cdot \left(\frac{1}{1\mu} - \frac{1}{2\mu} \right) + 0.08v \cdot \mu \cdot \left(\frac{1}{2\mu} - \frac{1}{10\mu} \right)$$

$$z_{vfb} = -0.35v - 0.05v + 0.032v$$

$$z_{vfb} = -0.368v$$

.MODEL VERSION Changes to BSIM Models

The VERSION parameter to the .MODEL statement allows portability of LEVEL 13 BSIM and LEVEL 39 BSIM2 models between versions. Using the VERSION parameter in a LEVEL 13 .MODEL statement results in the following changes to the BSIM model:

Model Version	Effect of VERSION on BSIM model
9007B	LEVEL 13 BSIM model introduced: no changes
9007D	Removes the K2 limit
92A	Changes the TOX parameter default from 1000 A to 200 A
92B	Adds the K2LIM parameter, which specifies the K2 limit
93A	Introduces gds constraints
93A.02	VERSION parameter introduced
95.1	Fixes nonprinting TREF and incorrect GMBS problems
96.1	Flatband voltage temperature adjustment has been changed

LEVEL 13 Equations

This section lists the LEVEL 13 model equations.

Effective Channel Length and Width

The effective channel length and width for LEVEL 13 is determined differently, depending on the specified model parameters.

If DL0 is specified then,

$$L_{eff} = L_{scaled} \cdot L_{MLT} - DL0 \cdot 1e-6$$

$$L_{REFeff} = L_{REFscaled} \cdot L_{MLT} - DL0 \cdot 1e-6$$

Otherwise, if XL or LD is specified,

$$L_{eff} = L_{scaled} \cdot L_{MLT} + XL_{scaled} - 2 \cdot LD_{scaled}$$

$$L_{REFeff} = L_{REFscaled} \cdot L_{MLT} + XL_{scaled} - 2 \cdot LD_{scaled}$$

If DW0 is specified, then

$$W_{eff} = W_{scaled} \cdot W_{MLT} - DW0 \cdot 1e-6$$

$$W_{REFeff} = W_{REFscaled} \cdot W_{MLT} - DW0 \cdot 1e-6$$

Otherwise, if XW or WD is specified, then

$$W_{eff} = W_{scaled} \cdot W_{MLT} + XW_{scaled} - 2 \cdot WD_{scaled}$$

$$W_{REFeff} = W_{REFscaled} \cdot W_{MLT} + XW_{scaled} - 2 \cdot WD_{scaled}$$

IDS Equations

The device characteristics are modeled by process-oriented model parameters, which are mapped into model parameters at a specific bias voltage. The ids equations are as follows:

Cutoff Region, $v_{gs} \leq v_{th}$

$$ids = 0 \quad (\text{see subthreshold current})$$

On Region, $v_{gs} > v_{th}$

For $v_{ds} < v_{dsat}$, triode region:

$$i_{ds} = \frac{\beta}{1 + x_{u1} \cdot v_{ds}} \cdot \left[(v_{gs} - v_{th}) \cdot v_{ds} - \frac{\text{body}}{2} \cdot v_{ds}^2 \right]$$

For $v_{ds} \geq v_{dsat}$, saturation region:

$$i_{ds} = \frac{\beta}{2 \cdot \text{body} \cdot \arg} \cdot (v_{gs} - v_{th})^2$$

where:

$$\beta = u_{eff} \cdot COX \cdot \frac{W_{eff}}{L_{eff}}$$

$$u_{eff} = \frac{u_0}{1 + x_{u0} \cdot (v_{gs} - v_{th})}$$

$$x_{u0} = z_{u0} - z_{x2u0} \cdot v_{sb}$$

The carrier mobility, u_0 , is calculated by quadratic interpolation through three data points.

$$u_0|_{v_{ds}=0} = MUZ - z_{x2mz} \cdot v_{sb}$$

$$u_0|_{v_{ds}=V_{DDM}} = z_{mus} - z_{x2ms} \cdot v_{sb}$$

and the sensitivity of u_0 to v_{ds} at $v_{ds}=V_{DDM}$, which is z_{x3ms} .

The “body” factor is calculated by:

$$\text{body} = 1 + \frac{g \cdot z_{k1}}{2 \cdot (z_{phi} + v_{sb})^{1/2}}$$

where:

$$g = 1 - \frac{1}{1.744 + 0.8364 \cdot (z_{phi} + v_{sb})}$$

The “arg” term in saturation region current is calculated by:

$$\text{arg} = \frac{1}{2} \cdot [1 + \text{vc} + (1 + 2 \cdot \text{vc})^{1/2}]$$

where:

$$\text{vc} = \frac{\text{xu1} \cdot (\text{vgs} - \text{vth})}{\text{body}}$$

and:

$$\text{xu1} = \text{zu1} - \text{zx2u1} \cdot \text{vsb} + \text{zx3u1} \cdot (\text{vds} - \text{VDDM}), \quad \text{UPDATE}=2$$

$$\text{xu1} = \frac{\text{zu1} - \text{zx2u1} \cdot \text{vsb} + \text{zx3u1} \cdot (\text{vds} - \text{VDDM})}{\text{Leff}}, \quad \text{UPDATE}=0, 1$$

Threshold Voltage

The threshold voltage can be expressed as:

$$\text{vth} = \text{zvfb} + \text{zphi} + \text{gamma} \cdot (\text{zphi} + \text{vsb})^{1/2} - \text{xeta} \cdot \text{vds}$$

where

$$\text{gamma} = \text{zk1} - \text{zk2} \cdot (\text{zphi} + \text{vsb})^{1/2}$$

and:

$$\text{xeta} = \text{zeta} - \text{zx2e} \cdot \text{vsb} + \text{zx3e} \cdot (\text{vds} - \text{VDDM}), \quad \text{UPDATE}=0, 2$$

$$\text{xeta} = \text{zeta} + \text{zx2e} \cdot (\text{zphi} + \text{vsb}) + \text{zx3e} \cdot (\text{vds} - \text{VDDM}), \quad \text{UPDATE}=1$$

Saturation Voltage (vdsat)

The saturation voltage in the BSIM model is calculated as follows:

$$\text{vdsat} = \frac{\text{vgs} - \text{vth}}{\text{body} \cdot \text{arg}^{1/2}}$$

Subthreshold Current i_{ds}

The subthreshold current i_{sub} is calculated when z_{n0} is less than 200 as follows:

$$i_{sub} = \frac{I_{lim} \cdot I_{exp}}{I_{lim} + I_{exp}}$$

where:

$$I_{exp} = \beta_o \cdot v_t^2 \cdot e^{1.8} \cdot e^{\frac{v_{gs} - v_{th}}{x_n \cdot v_t}} \cdot \left(1 - e^{-\frac{v_{ds}}{v_t}}\right)$$

$$I_{lim} = 4.5 \cdot \beta_o \cdot v_t^2$$

$$\beta_o = u_o \cdot COX \cdot \frac{W_{eff}}{L_{eff}}$$

and:

$$x_n = z_{n0} - z_{nb} \cdot v_{sb} + z_{nd} \cdot v_{ds}$$

Note: The current i_{sub} also is added to the i_{ds} current in the strong inversion.

Resistors and Capacitors Generated with Interconnects

See the wire model table (resistor element) for the model parameters used.

Resistances:

$$r = RSH \cdot \frac{L_{eff}}{W_{eff}}$$

Capacitances:

$$c = COX \cdot L_{eff} \cdot W_{eff} + 2 \cdot CAPSW \cdot (L_{eff} + W_{eff})$$

Temperature Effect

$$\text{MUZ}(t) = \text{MUZ} \cdot \left(\frac{t}{t_{\text{nom}}} \right)^{\text{BEX}} \quad \text{UPDATE}=0, 1$$

$$\text{zmus}(t) = \text{zmus} \cdot \left(\frac{t}{t_{\text{nom}}} \right)^{\text{BEX}} \quad \text{UPDATE}=0, 1$$

$$\text{uo}(t) = \text{uo} \left(\frac{t}{t_{\text{nom}}} \right)^{\text{BEX}} \quad \text{UPDATE}=2$$

$$\text{xu1}(t) = \text{xu1} \cdot \left(\frac{t}{t_{\text{nom}}} \right)^{\text{FEX}}$$

$$\text{zvfb}(t) = \text{zvfb} - \Delta t \cdot \text{TCV}$$

where:

$$\Delta t = t - t_{\text{nom}}$$

Charge-Based Capacitance Model

The LEVEL 13 capacitance model conserves charge and has nonreciprocal attributes. Using charge as the state variable guarantees charge conservation. You can get total stored charge in each of the gate, bulk, and channel regions by integrating the distributed charge densities/area of the active region.

The channel charge is partitioned into drain and source components in two physically significant methods by using the model parameter XPART: 40/60, or 0/100 in the saturation region, which smoothly changes to 50/50 in the triode region. XPART=0 selects 40/60 drain/source charge-partitioning in the saturation region, while XPART=1 and XPART=0.5 select 0/100 and 50/50 for drain/source charge-partitioning in the saturation region, respectively.

Define:

$$v_{tho} = z_{vfb} + z_{phi} + z_{k1} \cdot (z_{phi} + v_{sb})^{1/2}$$

$$cap = COX \cdot Leff \cdot Weff$$

$$v_{pof} = \frac{v_{gs} - v_{tho}}{body}$$

$$argx = \frac{body \cdot v_{ds}}{12 \cdot (v_{gs} - v_{tho} - 0.5 \cdot body \cdot v_{ds})}$$

If $(v_{gs} - v_{tho} - 0.5 \cdot body \cdot v_{ds}) \leq 1e-8$ then,

$$argx = \frac{1}{6}$$

$$argy = \frac{(v_{gs} - v_{tho})^2 - 0.75 \cdot body \cdot (v_{gs} - v_{tho}) \cdot v_{ds} + 0.15 \cdot body^2 \cdot v_{ds}^2}{6 \cdot (v_{gs} - v_{tho} - 0.5 \cdot body \cdot v_{ds})^3}$$

If $(v_{gs} - v_{tho} - 0.5 \cdot body \cdot v_{ds}) \leq 1e-8$ then,

$$argy = \frac{4}{15}$$

Regions Charge Expressions

Accumulation Region, $v_{gs} \leq v_{tho}$, $v_{gs} \leq z_{vfb} - v_{sb}$

$$Q_g = cap \cdot (v_{gs} - z_{vfb} + v_{sb})$$

$$Q_b = -q_g$$

$$Q_s = 0$$

$$Q_d = 0$$

Subthreshold Region, $v_{gs} \leq v_{tho}$, $v_{gs} > v_{fb} - v_{sb}$

$$Q_g = \frac{cap \cdot zk1}{2} \cdot \left\{ [(zk1)^2 + 4(v_{gs} - v_{fb} + v_{sb})]^{1/2} - zk1 \right\}$$

$$Q_b = -q_g$$

$$Q_s = 0$$

50/50 Channel-Charge Partitioning for Drain and Source, $XPART=.5$ **Triode Region, $v_{gs} > v_{tho}$, $v_{ds} \leq v_{pof}$**

$$Q_g = cap \cdot (v_{gs} - v_{fb} - zphi - 0.5 \cdot v_{ds} + v_{ds} \cdot argx)$$

$$Q_b = cap \cdot [-v_{tho} + v_{fb} + zphi + (1 - body) \cdot (0.5 - argx) \cdot v_{ds}]$$

$$Q_d = -0.5 \cdot (q_g + q_b)$$

$$Q_s = Q_d$$

Saturation Region, $v_{gs} > v_{tho}$, $v_{ds} > v_{pof}$

$$Q_g = cap \cdot \left(v_{gs} - v_{fb} - zphi - \frac{v_{gs} - v_{tho}}{3 \cdot body} \right)$$

$$Q_b = cap \cdot \left[v_{fb} + zphi - v_{tho} + (1 - body) \cdot \frac{(v_{gs} - v_{tho})}{3 \cdot body} \right]$$

$$Q_d = -\frac{cap}{3} \cdot (v_{gs} - v_{tho})$$

$$Q_s = Q_d$$

40/60 Channel-Charge Partitioning for Drain and Source, XPART=0**Triode Region, $v_{gs} > v_{tho}$, $v_{ds} \leq v_{pof}$**

$$Q_g = \text{cap} \cdot (v_{gs} - x_{vfb} - z_{phi} - 0.5 \cdot v_{ds} + \text{argx} \cdot v_{ds})$$

$$Q_b = \text{cap} \cdot [-v_{tho} + z_{vfb} + z_{phi} + (1 - \text{body}) \cdot (0.5 - \text{argx}) \cdot v_{ds}]$$

$$Q_d = -(\text{cap} \cdot [0.5 \cdot (v_{gs} - v_{tho} - \text{body} \cdot v_{ds}) + \text{body} \cdot \text{argx} \cdot v_{ds}])$$

$$Q_s = -(Q_g + Q_b + Q_d)$$

Saturation Region, $v_{gs} > v_{tho}$, $v_{ds} > v_{pof}$

$$Q_g = \text{cap} \cdot \left(v_{gs} - z_{vfb} - z_{phi} - \frac{v_{gs} - v_{tho}}{3 \cdot \text{body}} \right)$$

$$Q_b = \text{cap} \cdot \left[z_{vfb} + z_{phi} - v_{tho} + (1 - \text{body}) \cdot \frac{(v_{gs} - v_{tho})}{3 \cdot \text{body}} \right]$$

$$Q_d = -\frac{4 \cdot \text{cap}}{15} \cdot (v_{gs} - v_{tho})$$

$$Q_s = \frac{3}{2} \cdot Q_d$$

0/100 Channel-Charge Partitioning for Drain and Source, XPART=1**Triode Region, $v_{gs} > v_{tho}$, $v_{ds} \leq v_{pof}$**

$$Q_g = \text{cap} \cdot (v_{gs} - z_{vfb} - z_{phi} - 0.5 \cdot v_{ds} + v_{ds} \cdot \text{argx})$$

$$Q_b = \text{cap} \cdot [-v_{tho} + z_{vfb} + z_{phi} + (1 - \text{body}) \cdot (0.5 - \text{argx}) \cdot v_{ds}]$$

$$Q_d = -(\text{cap} \cdot [0.5 \cdot (v_{gs} - v_{tho}) - \text{body} \cdot v_{ds} \cdot (0.75 - 1.5 \cdot \text{argx})])$$

$$Q_s = -(Q_g + Q_b + Q_d)$$

Saturation Region, $v_{gs} > v_{tho}$, $v_{ds} > v_{pof}$

$$Q_g = \text{cap} \cdot \left(v_{gs} - z_{vfb} - z_{phi} - \frac{v_{gs} - v_{tho}}{3 \cdot \text{body}} \right)$$

$$Q_b = \text{cap} \cdot \left[z_{vfb} + z_{phi} - v_{tho} + (1 - \text{body}) \cdot \frac{(v_{gs} - v_{tho})}{3 \cdot \text{body}} \right]$$

$$Q_d = 0$$

$$Q_s = -Q_g - Q_b$$

Prevention of Negative Output Conductance

The LEVEL 13 model internally protects against conditions that might cause convergence problems, due to negative output conductance. The constraints imposed are:

$$ND \geq 0$$

$$MUS \geq MUZ + X3MS + VDD(M/2)$$

These constraints are imposed after length and width adjustment and V_{BS} dependence. This feature is gained at the expense of some accuracy in the saturation region, particularly at high V_{gs} .

Consequently, you might need to qualify BSIM1 models again, if the following occur:

1. Devices exhibit self-heating during characterization, which causes declining I_{ds} at high V_{ds} . This would not occur if the device characterization measurement sweeps V_{ds} .
2. Extraction produces parameters that result in negative conductance.
3. Voltage simulation is attempted outside the characterized range of the device.

Calculations Using LEVEL 13 Equations

To verify the equations, it is helpful to do very simple simulation and analysis tests, and check the results with a hand calculator. Check threshold, vdsat, and ids for a very simple model, with many parameters set to zero. There is no series resistance, RSH=0. Diode current has been turned off, JS=JSW=IS=0. The LEVEL 13 subthreshold current has been turned off by n0=200. The geometry parameters are set to zero, so Leff=L=1u, Weff=W=1u.

A value of TOX has been chosen to give:

$$c_{ox} = \frac{2.000000e - 3F}{m^2}$$

The test is at vbs=-0.35, so that phi-vbs=1.0:

```
$ t1
.option ingold=2 numdgt=6
vd d 0 5
vg g 0 5
vb b 0 -0.35
m1 d g 0 b nch w=10u L=1u
.dc vd 4 5 1
.print ids=lx4(m1) vth=lv9(m1) vdsat=lv10(m1)
.model nch nmos LEVEL=13
+ vfb0=-0.4 lvfb=0 wvfb=0
+ phi0=0.65 lphi=0 wphi=0
+ k1=0.5 lk1=0 wk1=0
+ k2=0 lk2=0 wk2=0
+ eta0=1e-3 leta=0 weta=0
+ muz=600 mus=700 x3ms=10
+ xl=0 ld=0 xw=0 wd=0
+ u00=0 lu0=0 wu0=0
+ u1=0 lu1=0 wu1=0
+ tox=172.657
+ acm=2 rsh=0 js=0 jsw=0 is=0 n0=200
.end
```

Simulation Results

ids	vth	vdsat
1.09907e-02	7.45000e-01	3.69000e+00

Calculations at $v_{gs}=v_{ds}=5$, $v_{bs}=-0.35$

$$\phi - v_{bs} = 1$$

$$v_{th} = -0.4 + 0.65 + (0.5 \cdot 1) - (ETA \cdot v_{ds}) = 0.75 - (0.001 \cdot v_{ds}) = 0.745$$

$$g = 1 - \frac{1}{(1.744 + 0.8364 \cdot 1)} = 0.612463$$

$$body = 1 + \frac{g \cdot 0.5}{(2 \cdot 1)} = 1 + 0.25 \cdot g = 1.153116$$

$$vc = 0 \text{ arg} = 1$$

$$v_{dsat} = \frac{(v_{gs} - v_{th})}{body \cdot \sqrt{\text{arg}}} = \frac{(5 - 0.745)}{body} = 3.69000$$

At $v_{ds}=VDDM$ (default $VDDM=5$), $mobility=mus=700$

$$ids = cox \cdot \left(\frac{W_{eff}}{L_{eff}} \right) \cdot 700 \cdot \frac{(v_{gs} - v_{th})^2}{(2 \cdot body \cdot \text{arg})}$$

$$ids = \left(\frac{10 \cdot 700 \cdot 4.255^2}{2 \cdot 1.15311 \cdot 1} \right) \cdot cox = 54953.36 \cdot cox$$

$$ids = 1.09907e - 2$$

These calculations agree with the simulation results above.

Compatibility Notes

Model Parameter Naming

The following names are HSPICE-specific: U00, DL0, DW0, PHI0, ETA0, NB0, ND0. A zero was added to the SPICE names to avoid conflicts with other standard parameter names. For example, U0 cannot be used because it is an alias for UB, the mobility parameter in many other levels. DL cannot be used because it is an alias for XL, a geometry parameter available in all levels.

This model supports the use of DL0 and DW0, but the use of XL, LD, XW, WD is recommended instead (noting the difference in units).

Watch the units of TOX. It is safest to enter a number greater than one, which is always interpreted as Angstroms.

To avoid negative gds:

1. Set X3U1, LX3U1 and WX3U1 to zero.
2. Check that
 $zx3ms \geq 0$, where $zx3ms = X3MS$, with L, W adjustment
3. Check that
 $zmuz + VDDM \cdot zx3ms < zmus$

SPICE/True-Hspice Model Parameter Differences

A cross-reference table for UCB's BSIM1 and the Avant! LEVEL 13 model parameters is provided for comparison. Units are given in brackets. The model parameter name is used only if it differs from the SPICE name. The model specifies parameter units only if they differ from SPICE units. These aliases are in parentheses. Note that some parameter aliases match the SPICE names.

An asterisk (*) in front of a UCB SPICE name denotes an incompatibility between the parameter name in the Avant! True-Hspice model and the UCB SPICE name (that is, the parameter alias does not match, or units are different).

Even when there is a difference in parameter name between this model and SPICE, the corresponding L and W sensitivity parameter names might not differ. L and W sensitivity parameters are only listed for the few cases for which there is a difference.

Table 9-1: Comparing Avant! Model Parameters and UCB SPICE 2/3 (Sheet 1 of 3)

UC Berkeley SPICE 2, 3	Avant! True-Hspice Model
VFB [V]	VFB0 (VFB)
PHI [V]	PHI0
K1 [V ^{1/2}]	same

Table 9-1: Comparing Avant! Model Parameters and UCB SPICE 2/3 (Sheet 2 of 3)

UC Berkeley SPICE 2, 3	Avant! True-Hspice Model
K2	same
* ETA	ETA0
MUZ [$\text{cm}^2/\text{V}\cdot\text{s}$]	same
* DL [μm]	DL0
* DW [μm]	DW0
* U0 [$1/\text{V}$]	U00
* U1 [μ/V]	same
X2MZ [$\text{cm}^2/\text{V}^2\cdot\text{s}$]	X2M (X2MZ)
LX2MZ [$\mu\text{m}\cdot\text{cm}^2/\text{V}^2\cdot\text{s}$]	X2M (LX2MZ)
WX2MZ [$\mu\text{m}\cdot\text{cm}^2/\text{V}^2\cdot\text{s}$]	WX2M (WX2MZ)
X2E [$1/\text{V}$]	same
X3E [$1/\text{V}$]	same
X2U0 [$1/\text{V}^2$]	same
X2U1 [$\mu\text{m}/\text{V}^2$]	same
MUS [$\text{cm}^2/\text{V}\cdot\text{s}$]	same
LMUS [$\mu\text{m}\cdot\text{cm}^2/\text{V}\cdot\text{s}$]	LMS (LMUS)
WMUS [$\mu\text{m}\cdot\text{cm}^2/\text{V}\cdot\text{s}$]	WMS (WMUS)
X2MS [$\text{cm}^2/\text{V}^2\cdot\text{s}$]	same
X3MS [$\text{cm}^2/\text{V}^2\cdot\text{s}$]	same

Table 9-1: Comparing Avant! Model Parameters and UCB SPICE 2/3 (Sheet 3 of 3)

UC Berkeley SPICE 2, 3	Avant! True-Hspice Model
X3U1 [$\mu\text{m}/\text{V}^2$]	same
* TOX [μm]	TOXM[μ] (TOX[m])
* TEMP [$^{\circ}\text{C}$]	TREF
* VDD [V]	VDDM
CGDO [F/m]	CGDOM (CGDO)
CGSO [F/m]	CGSOM (CGSO)
CGBO [F/m]	CGBOM (CGBO)
XPART	same
N0	same
* NB	NB0
* ND	ND0
RSH [ohm/sq]	RSHM (RSH)
JS [A/m^2]	IJS (JS)
PB [V]	PJ (PB)
MJ	MJ0 (MJ)
* PBSW [V]	PJW (PHP)
MJSW	MJW (MJSW)
CJ [F/m^2]	CJM (CJ)
CJSW [F/m]	CCJW (CJSW)
* WDF [m]	—
* DELL [m]	—

In UCB SPICE, you must specify all BSIM model parameters. The Avant! model provides defaults for the parameters.

Parasitics

ACM >0 invokes parasitic diode models. ACM=0 (default) is SPICE style.

Temperature Compensation

The model reference temperature TNOM's default is 25°C, unless you set .OPTION SPICE, causing TNOM to default to 27°C. This option also sets some other SPICE compatibility parameters. You set TNOM in an .OPTION line in the netlist, and you can always override it locally (that is, for a model) with model parameter TREF. (The model “reference temperature” means that the model parameters were extracted at and are valid at that temperature).

In UCB SPICE, TNOM (default 27°C) is not effective for BSIM, and the model parameter TEMP is used instead (and must be specified) as both the model reference temperature and analysis temperature. The analysis at TEMP only applies to thermally activated exponentials in the model equations. There is no adjustment of model parameter values with TEMP. It is assumed that the model parameters were extracted at TEMP, TEMP being both the reference and the analysis temperature.

In contrast to UCB SPICE's BSIM, the Avant! LEVEL 13 model does provide for temperature analysis. The default analysis temperature is 25°C (and 27°C in UCB SPICE for all model levels except for BSIM, as explained in the previous paragraph). Use a .TEMP statement in the netlist to change the analysis temperature.

The LEVEL 13 model provides two temperature coefficients: TCV and BEX. Threshold voltage is adjusted by

$$v_{th}(t) = v_{th} - TCV \cdot (t - t_{nom})$$

There are two implementations of the BEX factor, selected by the UPDATE parameter, which is described in the next section. The mobility in BSIM is a combination of five quantities: MUZ, zmus, z3ms, zx2mz, and zx2ms.

BEX Usage

$$\text{MUZ}(t) = \text{MUZ} \cdot \left(\frac{t}{t_{\text{nom}}} \right)^{\text{BEX}}$$

$$\text{zmus}(t) = \text{zmus} \cdot \left(\frac{t}{t_{\text{nom}}} \right)^{\text{BEX}}$$

$$\text{zx3ms}(t) = \text{zx3ms} \cdot \left(\frac{t}{t_{\text{nom}}} \right)^{\text{BEX}}$$

$$\text{zx2mz}(t) = \text{zx2mz} \cdot \left(\frac{t}{t_{\text{nom}}} \right)^{\text{BEX}}$$

$$\text{zx2ms}(t) = \text{zx2ms} \cdot \left(\frac{t}{t_{\text{nom}}} \right)^{\text{BEX}}$$

This is equivalent to multiplying the final mobility by the factor:

$$\left(\frac{t}{t_{\text{nom}}} \right)^{\text{BEX}}$$

UPDATE Parameter

The UPDATE parameter selects between variations of the BSIM equations. UPDATE=0 is the default, which is consistent with UCB SPICE3. UPDATE=3 also is consistent with UCB SPICE3 and BEX usage.

Here is the sequence of UPDATE choices, which were responses to specific customer requests.

UPDATE=0	UCB compatible, previous BEX usage
UPDATE=1	Special X2E equation, previous BEX usage
UPDATE=2	Remove 1/L _{eff} in U1 equation, present BEX usage
UPDATE=3	UCB compatible, present BEX usage

Explanations

The normal X2E equation is

$$xeta = zeta - (zx2e \cdot vsb) + zx3e \cdot (vds - VDDM)$$

The special X2E equation, for UPDATE=1 only, is

$$xeta = zera + zx2e \cdot (zphi + vsb) + zx3e \cdot (vds - VDDM)$$

The special X2E equation was requested to match a parameter extraction program. Whenever you use a parameter extraction program, the equations should be checked carefully.

The original U1 equation divides by Leff in microns,

$$xu1 = \frac{(zu1 - (zx2u1 \cdot vsb) + zx3u1 \cdot (vds - VDDM))}{Leff}$$

This is one of the few places where Leff enters explicitly into the BSIM equations; usually the Leff variation is handled by the L-adjustment model parameters, such as LU1. Physically xu1 should decrease as 1/Leff at long channels, but when dealing with short-channel devices, you can turn off this variation. Set UPDATE=2 to remove the 1/Leff factor in the xu1 equation.

UPDATE=2 introduces the present BEX usage as the 1/Leff removal ability. UPDATE=3 provides the present BEX usage with the previous xu1 equation.

IDS and VGS Curves for PMOS and NMOS

FILE:ML13IV.SP IDS AND VGS CURVES FOR PMOS AND NMOS

Two Different Types Of Model Parameter Formats Used

```
.OPTIONS ACCT LIST NOPAGE
.OP
.DC VDDN 0 5.0 .1 VBBN 0 -3 -3

*N-CHANNEL I D S CURVES (VD=0 to 5, VG=1,2,3,4,5, VB=0,-3)
.PRINT DC I(VN1) I(VN2) I(VN3) I(VN4) I(VN5) V(90)
.PLOT DC I(VN1) I(VN2) I(VN3) I(VN4) I(VN5)

*P-CHANNEL I D S CURVES (VD=0 to -5, VG=-1,-2,-3,-4,-5, VB=0,3)
.PRINT DC I(VP1) I(VP2) I(VP3) I(VP4) I(VP5) V(90)
.PLOT DC I(VP1) I(VP2) I(VP3) I(VP4) I(VP5)
```

VGS Curves

```

.PRINT DC I(VN6) I(VP6)
.PLOT DC I(VN6) I(VP6)
* N-CHANNEL LX7=GM (VD=5,      VG=0 to ->5, VS=0, VB=0,-3)
* N-CHANNEL LX8=GD (VD=0 to 5,VG=5,      VS=0, VB=0,-3)
* N-CHANNEL LX9=GB (VD=5,      VG=5,      VS=0, VB=0 to -5)
.PLOT DC LX7(M21) LX8(M5) LX9(M31)

* P-CHANNEL LX7=GM (VD=0,      VG=0->-5,  VS=-5VB=0,3)
* P-CHANNEL LX8=GD (VD=0 to -5,VG=-5,      VS=-5,VB=0,3)
* P-CHANNEL LX9=GB (VD=0,      VG=0,      VS=-5,VB=0- >5)
.PLOT DC LX7(M22) LX8(M15) LX9(M32)
*
VDDN 99 0 5.0
VBBN 90 0 0
EPD 98 0 99 0 -1
EPB 91 0 90 0 -1

V1 1 0 1
V2 2 0 2
V3 3 0 3
V4 4 0 4
V5 5 0 5
V11 11 0 -1
V12 12 0 -2
V13 13 0 -3
V14 14 0 -4
V15 15 0 -5
*
VN1 99 31 0
VN2 99 32 0
VN3 99 33 0
VN4 99 34 0
VN5 99 35 0

M1 31 1 0 90 PC_NM1 8U 8U
M2 32 2 0 90 PC_NM1 8U 8U
M3 33 3 0 90 PC_NM1 8U 8U
M4 34 4 0 90 PC_NM1 8U 8U
M5 35 5 0 90 PC_NM1 8U 8U
*
VP1 98 41 0

```

```

VP2 98 42 0
VP3 98 43 0
VP4 98 44 0
VP5 98 45 0

M11 41 11 0 91 PC_PM1 8U 8U
M12 42 12 0 91 PC_PM1 8U 8U
M13 43 13 0 91 PC_PM1 8U 8U
M14 44 14 0 91 PC_PM1 8U 8U
M15 45 15 0 91 PC_PM1 8U 8U

```

GM Test

```

VN6 5 36 0
VP6 0 46 0
M21 36 99 0 90 PC_NM1 8U 8U
M22 46 98 15 91 PC_PM1 8U 8U

```

GM B CVN7 5 37 0

```

VP7 0 47 0
M31 37 5 0 98 PC_NM1 8U 8U
M32 47 0 15 99 PC_PM1 8U 8U

```

.PROCESS PC Filename=M57R

- * Preliminary MOSIS BSIM parameters for SPICE3:
- * The following parameters were extracted from a MOSIS
- * experimental 1.2 um fabrication run.

For N-channel Devices

```

* NM1 PM1 PY1 ML1 ML2 DU1 DU2
*PROCESS=PC1
*RUN=m57r
*WAFER=11
*OPERATOR=david & ming
*DATE=6/12/87

```

First Model Parameter Format

```

*nmos model
.MODEL PC_NM1 NMOS LEVEL=13 VFB0=
+-8.27348E-01, 1.42207E-01, 3.48523E-02
+ 7.87811E-01, 0.00000E+00, 0.00000E+00

```

```

+ 9.01356E-01,-1.96192E-01, 1.89222E-02
+ 4.83095E-02,-4.10812E-02,-2.21153E-02
+ 2.11768E-03, 3.04656E-04,-1.14155E-03
+ 4.93528E+02, 5.39503E-02, 4.54432E-01
+ 5.81155E-02, 4.95498E-02,-1.96838E-02
+-5.88405E-02, 6.06713E-01, 4.88790E-03
+ 9.22649E+00,-8.66150E+00, 9.55036E+00
+-7.95688E-04, 2.67366E-03, 3.88974E-03
+ 2.14262E-03,-7.19261E-04,-3.56119E-03
+ 2.05529E-03,-3.66841E-03, 1.86866E-03
+-1.64733E-02,-3.63561E-03, 3.59209E-02
+ 4.84793E+02, 3.14763E+02,-3.91874E+01
+-4.21265E+00,-7.97847E+00, 3.50692E+01
+-5.83990E+00, 6.64867E+01,-1.99620E+00
+-1.44106E-02, 8.14508E-02, 7.56591E-04
+ 2.30000E-02, 2.30000E+01, 5.00000E+00
+ 5.04000E-10, 5.04000E-10, 1.91000E-09
+ 1.00000E+00, 0.00000E+00, 0.00000E+00
+ 2.00000E+02, 0.00000E+00, 0.00000E+00
+ 0.00000E+00, 0.00000E+00, 0.00000E+00
+ 0.00000E+00, 0.00000E+00, 0.00000E+00
*n+ diffusion layer
+80.0,7.000E-004,4.20E-010,1.00E-008,0.700E000
+0.8000e000,0.5,0.33,0,0

```

PMOS Model

```

.MODEL PC_PM1 PMOS LEVEL=13 VFB0=
+-5.63441E-01,-1.06809E-01, 1.32967E-01
+ 7.46390E-01, 0.00000E+00, 0.00000E+00
+ 6.57533E-01, 1.94464E-01,-1.60925E-01
+-2.55036E-03, 1.14752E-01,-8.78447E-02
+-5.59772E-03, 2.50199E-02,-5.66587E-04
+ 1.73854E+02, 2.72457E-01, 6.57818E-01
+ 1.26943E-01, 4.25293E-02,-4.31672E-02
+-1.00718E-02, 1.50900E-01,-1.00228E-02
+ 1.03128E+01,-3.94500E+00, 1.87986E+00
+ 1.55874E-03, 4.80364E-03,-1.45355E-03
+ 4.20214E-04,-2.05447E-03,-7.44369E-04
+ 1.00044E-02,-4.43607E-03, 1.05796E-03
+-5.64102E-04, 1.97407E-03, 6.65336E-04
+ 1.77550E+02, 1.02937E+02,-2.94207E+01

```

```

+ 8.73183E+00, 1.51499E+00, 9.06178E-01
+ 1.11851E+00, 9.75265E+00,-1.88238E+00
+-4.70098E-05, 9.43069E-04,-9.19946E-05
+ 2.30000E-02, 2.30000E+01, 5.00000E+00
+ 1.00000E-09, 1.00000E-09, 1.91000E-09
+ 1.00000E+00, 0.00000E+00, 0.00000E+00
+ 2.00000E+02, 0.00000E+00, 0.00000E+00
+ 0.00000E+00, 0.00000E+00, 0.00000E+00
+ 0.00000E+00, 0.00000E+00, 0.00000E+00
*p+ diffusion layer
+140.0,4.0E-004,2.4E-010,1.00E-008,0.700E000
+0.8000e000,0.5,0.33,0,0

```

Wire Model for Poly and Metal Layers

```

*NOT REFERENCED BY ANY ELEMENTS IN THIS CIRCUIT,
*JUST FOR MODEL EXAMPLES.
.MODEL PC_PY1 R
*poly layer
+ 65.0
.MODEL PC_ML1 R
*metal layer 1
+ 0.200
$$$$$$
.ALTER
$$$$$$

```

Second Model Parameter Format

```

*nmos model
.MODEL PC_NM1 NMOS LEVEL=13
+ VFB0=-8.27348E-01 LVFB=1.42207E-01 WVFB=3.48523E-02
+ PHI0=7.87811E-01 LPHI=0.00000E+00 WPHI=0.00000E+00
+ K1=9.01356E-01 LK1=-1.96192E-01 WK1=1.89222E-02
+ K2=4.83095E-02 LK2=-4.10812E-02 WK2=-2.21153E-02
+ ETA0=2.11768E-03 LETA=3.04656E-04 WETA=-1.14155E-03
+ MUZ=4.93528E+02 DL0=5.39503E-02 DW0=4.54432E-01
+ U00=5.81155E-02 LU0=4.95498E-02 WU0=-1.96838E-02
+ U1=-5.88405E-02 LU1=6.06713E-01 WU1=4.88790E-03
+ X2M=9.22649E+00 LX2M=-8.66150E+00 WX2M=9.55036E+00
+ X2E=-7.95688E-04 LX2E=2.67366E-03 WX2E=3.88974E-03
+ X3E=2.14262E-03 LX3E=-7.19261E-04 WX3E=-3.56119E-03
+ X2U0=2.05529E-03 LX2U0=-3.66841E-03 WX2U0=1.86866E-03

```

```

+ X2U1=-1.64733E-02 LX2U1=-3.63561E-03 WX2U1=3.59209E-02
+ MUS=4.84793E+02 LMS=3.14763E+02 WMS=-3.91874E+01
+ X2MS=-4.21265E+00 LX2MS=-7.97847E+00 WX2MS=3.50692E+01
+ X3MS=-5.83990E+00 LX3MS=6.64867E+01 WX3MS=-1.99620E+00
+ X3U1=-1.44106E-02 LX3U1=8.14508E-02 WX3U1=7.56591E-04
+ TOXM=2.30000E-02 TEMPM=2.30000E+01 VDDM=5.00000E+00
+ CGDOM=5.04000E-10 CGSOM=5.04000E-10 CGBOM=1.91000E-09
+ XPART=1.00000E+00 DUM1=0.00000E+00 DUM2=0.00000E+00
+ N0=2.00000E+02 LN0=0.00000E+00 WN0=0.00000E+00
+ NB0=0.00000E+00 LNB=0.00000E+00 WNB=0.00000E+00
+ ND0=0.00000E+00 LND=0.00000E+00 WND=0.00000E+00

```

N+ Diffusion Layer

```

+ RSHM=80.0 CJM=7.000E-004 CJW=4.20E-010
+ IJS=1.00E-008 PJ=0.700E000
+ PJW=0.8000E000 MJ0=0.5 MJW=0.33
+ WDF=0 DS=0

```

PMOS Model

```

.MODEL PC_PM1 PMOS LEVEL=13
+ VFB0=-5.63441E-01 LVFB=-1.06809E-01 WVFB=1.32967E-01
+ PHI0=7.46390E-01 LPHI=0.00000E+00 WPHI=0.00000E+00
+ K1=6.57533E-01 LK1=1.94464E-01 WK1=-1.60925E-01
+ K2=-2.55036E-03 LK2=1.14752E-01 WK2=-8.78447E-02
+ ETA0=-5.59772E-03 LETA=2.50199E-02 WETA=-5.66587E-04
+ MUZ=1.73854E+02 DL0=2.72457E-01 DW0=6.57818E-01
+ U00=1.26943E-01 LU0=4.25293E-02 WU0=-4.31672E-02
+ U1=-1.00718E-02 LU1=1.50900E-01 WU1=-1.00228E-02
+ X2M=1.03128E+01 LX2M=-3.94500E+00 WX2M=1.87986E+00
+ X2E=1.55874E-03 LX2E=4.80364E-03 WX2E=-1.45355E-03
+ X3E=4.20214E-04 LX3E=-2.05447E-03 WX3E=-7.44369E-04
+ X2U0=1.00044E-02 LX2U0=-4.43607E-03 WX2U0=1.05796E-03
+ X2U1=-5.64102E-04 LX2U1=1.97407E-03 WX2U1=6.65336E-04
+ MUS=1.77550E+02 LMS=1.02937E+02 WMS=-2.94207E+01
+ X2MS=8.73183E+00 LX2MS=1.51499E+00 WX2MS=9.06178E-01
+ X3MS=1.11851E+00 LX3MS=9.75265E+00 WX3MS=-1.88238E+00
+ X3U1=-4.70098E-05 LX3U1=9.43069E-04 WX3U1=-9.19946E-05
+ TOXM=2.30000E-02 TEMPM=2.30000E+01 VDDM=5.00000E+00
+ CGDOM=1.00000E-09 CGSOM=1.00000E-09 CGBOM=1.91000E-09
+ XPART=1.00000E+00 DUM1=0.00000E+00 DUM2=0.00000E+00
+ N0=2.00000E+02 LN0=0.00000E+00 WN0=0.00000E+00

```


+ NBO=0.00000E+00	LNB=0.00000E+00	WNB=0.00000E+00
+ NDO=0.00000E+00	LND=0.00000E+00	WND=0.00000E+00
*p+ diffusion layer		
+ RSHM=140.0	CJM=4.0E-004	CJW=2.4E-010
+ IJS=1.00E-008	PJ=0.700E000	
+ PJW=0.8000E000	MJ0=0.5	MJW=0.33
+ WDF=0	DS=0	

Wire Model for Poly and Metal Layers

```

*NOT REFERENCED BY ANY ELEMENTS IN THIS CIRCUIT,
*JUST FOR MODEL EXAMPLES.
*
.MODEL PC_PY1 R
*poly layer
+ RSH=65.0
.MODEL PC_ML1 R
*metal layer 1
+ RSH=0.200
*
.END

```

LEVEL 27 SOSFET Model

A three-terminal silicon-on-sapphire (SOS) FET transistor model is available in the Avant! True-Hspice model.⁴ This SOSFET model is based on a sapphire insulator that isolates the substrate and models the behavior of SOS devices more accurately than standard MOSFET models with physically unreal parameter values. The SOSFET model also includes a charge conservation model (Ward and Dutton model based).

Because the defaults of the SOSFET model parameters are channel-length dependent, you must specify the model parameter SOSLEV to select either the 5 μm or 3 μm processing model.

Setting SOSLEV=1 selects the 5 μm model; otherwise the 3 μm model is automatically set, including the second-order effects (default=3 μm).

Note: There is no bulk node specification for this model. If you specify bulk nodes, simulation ignores them.

This model does not use the model parameter ACM because the model includes no junction diodes. Also, the model parameter CAPOP only accepts a value of 7. Seven is its own charge conservation model, which cannot be used by the other level MOSFET models.

Temperature compensation equations for SOSFET model parameters VTO and UO are the same as those used for the MOSFET model.

Note: The model provides a special option for bulk nodes for silicon on sapphire. In the model definition, when you specify -1 for the bulk node, the model generates a special node for each element. This bulk node is named in the form, B#<element name>, where the element name is that of the defined element. Use this name in any statement, such as a .PRINT statement, to refer to the element's bulk node.

Syntax

```
.MODEL mname PMOS <LEVEL=27> <SOSLEV=val> <pname=val1>...
```

or

```
.MODEL mname NMOS <LEVEL=27> <SOSLEV=val> <pname=val1>...
```

mname	The model name
PMOS	Identifies a p-channel MOSFET model
NMOS	Identifies an n-channel MOSFET model
LEVEL	Model level selector
SOSLEV	Selects the processing model. If you set SOSLEV=1, the default=5 μ m. The automatic default=3 μ m.
pname	Parameter model

LEVEL 27 Model Parameters**5- μ m Model Parameters**

Name (Alias)	Units	Default	Description
CGDO	F/m		Gate-drain overlap capacitance per unit channel width. The default=3.1e-10 (n-type), 2.2e-10 (p-type).
CGSO	F/m		Gate-source overlap capacitance per unit channel width. The default=3.1e-10 (n-type), 2.2e-10 (p-type).
LD	m		Lateral diffusion. The default=0.6 μ (n-type), 0.3 μ (p-type).

Name (Alias)	Units	Default	Description
RSH	ohm/ sq		Drain and source diffusion sheet resistance. The default=25 (n-type), 100 (p-type).
SOSLEV		1	Model index
TOX	m	7.0e-8	Oxide thickness
UO	cm ² / (V s)		Surface mobility. The default=350 (n-type), 220 (p-type).
VTO	V		Threshold voltage. The default=1.25 (n-type), -1.25 (p-type).

3- μ m Model Parameters

Name (Alias)	Units	Default	Description
A	m/V	0.1 μ m	Channel length shortening coefficient (2nd effect)
ALPHA	V/m		Threshold voltage length dependence. The default=0.15 μ (n-type), 0.18 μ (p-type).
CAPOP		7	Capacitance model selector
CGDO	F/m		Gate-drain overlap capacitance per unit channel width. The default=4.6e-10 (n-type), 3.6e-10 (p-type).
CGSO	F/m		Gate-source overlap capacitance per unit channel width. The default=4.6e-10 (n-type), 3.6e-10 (p-type).
EC	V/m		Critical electric field for velocity saturation (2nd effect). The default=3.0e6 (n-type), 7.5e6 (p-type).

Name (Alias)	Units	Default	Description
FB			Body effect coefficient (2nd effect). The default=0.15 (n-type), 0 (p-type).
LD	m		Lateral diffusion. The default=0.3 μ (n-type), 0.2 μ (p-type).
LEVEL		27	Model level selector
RSH	ohm/ sq		Drain and source diffusion sheet resistance. The default=25 (n-type), 80 (p-type).
SOSLEV		2	Model index
THETA	1/V		Mobility degradation coefficient (2nd effect). The default=0.055 (n-type), 0.075 (p-type).
TOX	m	3.4e-8	Oxide thickness
UO	cm ² / (V s)		Surface mobility. The default=370 (n-type), 215 (p-type).
VTO	V		Threshold voltage. The default=0.83 (n-type), -0.74 (p-type).

Example

```

*FILE ML27IV.SP: IDS AND VGS CURVES FOR NMOS AND PMOS SOSFETS
.OPTIONS ACCT LIST NOPAGE NOMOD
.OP
.DC VDDN 0 5.0 .1

* N-CHANNEL IDS CURVES (VD=0->5, VG=1,2,3,4,5)
.PRINT DC I(VN1) I(VN2) I(VN3) I(VN4) I(VN5)
.PLOT DC I(VN1) I(VN2) I(VN3) I(VN4) I(VN5)

* P-CHANNEL IDS CURVES (VD=0->-5, VG=-1,-2,-3,-4,-5)
.PRINT DC I(VP1) I(VP2) I(VP3) I(VP4) I(VP5)
.PLOT DC I(VP1) I(VP2) I(VP3) I(VP4) I(VP5)

```

```

* V G S CURVES
.PRINT DC I(VN6) I(VP6)
.PLOT DC I(VN6) I(VP6)

* N-CHANNEL LX7=GM (VD=5,      VG=0->5,    VS=0)
* N-CHANNEL LX8=GD (VD=0->5,    VG=5,      VS=0)
* N-CHANNEL LX9=GB (VD=5,      VG=5,      VS=0)
.PLOT DC    LX7 (M21)    LX8 (M5)  LX9 (M31)

* P-CHANNEL LX7=GM (VD=0,      VG=0->-5,  VS=-5)
* P-CHANNEL LX8=GD (VD=0->-5,  VG=-5,    VS=-5)
* P-CHANNEL LX9=GB (VD=0,      VG=0,      VS=-5)
.PLOT DC    LX7 (M22)  LX8 (M15)  LX9 (M32)
*
VDDN 99 0 5.0
EPD 98 0 99 0 -1

V1 1 0 1
V2 2 0 2
V3 3 0 3
V4 4 0 4
V5 5 0 5
V11 11 0 -1
V12 12 0 -2
V13 13 0 -3
V14 14 0 -4
V15 15 0 -5
*
VN1 99 31 0
VN2 99 32 0
VN3 99 33 0
VN4 99 34 0
VN5 99 35 0

M1 31 1 0 N1 8U 8U
M2 32 2 0 N1 8U 8U
M3 33 3 0 N1 8U 8U
M4 34 4 0 N1 8U 8U
M5 35 5 0 N1 8U 8U
*
VP1 98 41 0
VP2 98 42 0
VP3 98 43 0
VP4 98 44 0
VP5 98 45 0

```

```

M11 41 11 0 P1 8U 8U
M12 42 12 0 P1 8U 8U
M13 43 13 0 P1 8U 8U
M14 44 14 0 P1 8U 8U
M15 45 15 0 P1 8U 8U
*
G M Test
VN6 5 36 0
VP6 0 46 0
M21 36 99 0 N1 8U 8U
M22 46 98 15 P1 8U 8U
*
G M B Test
VN7 5 37 0
VP7 0 47 0
M31 37 5 0 98 N1 8U 8U
M32 47 0 15 99 P1 8U 8U
*
.MODEL N1 NMOS LEVEL=27 SOSLEV=2
+ VTO=0.814 TOX=0.34E-7 THETA=0.55E-1
+ FB=0.15 EC=0.3E7 A=0.1E-6
+ UO=370 CGSO=0.46E-9 CGDO=0.46E-9
+ RSH=25 LD=0.3E-6
*
.MODEL P1 PMOS LEVEL=27 SOSLEV=2
+ VTO=-0.7212 TOX=0.34E-7 THETA=0.75E-1
+ FB=0.0 EC=0.75E7 A=0.1E-6
+ UO=215 CGSO=0.36E-9 CGDO=0.36E-9
+ RSH=80 LD=0.2E-6
*
.END

```

Non-Fully Depleted SOI Model

When you use Avant! True-Hspice models for SOS/SOI applications, several approaches are currently available. True-Hspice has a 3-terminal SOS model (LEVEL=27) that is stable for circuit design usage, but has some limitations. The model does not have provisions for depleted bulk. Use it only with non-fully depleted applications and where kink effects are not considered.

The following circuit example is a 4-terminal SOI model for incompletely depleted bulk with kink effect. The example uses a sub-circuit to allow a parasitic capacitance to the substrate. In this example, the bulk is considered to be the region under the channel. The substrate is assumed to be the conductive layer under the insulator.

For SOI, the insulator is usually silicon dioxide and the substrate is silicon. For SOS, the insulator is sapphire and the substrate is the metal that contacts the back of the integrated circuit die.

Model Components

The model consists of the following subcomponents:

- Core IDS model: any level works since the impact ionization and weak inversion models are common to all DC levels. The example uses a LEVEL=3 DC MOS model.
- Subthreshold model: the model parameter WIC=3 allows the older models to use the more advanced models found in the BSIM (LEVEL=13, LEVEL=28) models. Model parameter N0 should have a typical value around 1.0.
- Impact ionization model: set the parameters ALPHA and VCR to enable the impact ionization model. Impact ionization is available to all MOS DC equations. Typical values are ALPHA=0.1 and VCR=18.
- Charge conservation gate cap model (CAPOP=9 XQC=.4) keeps the floating bulk node from obtaining extreme values.
- The automatic periphery diode area calculation method (ACM) is set to 3 to allow automatic calculation of the source and drain resistances and diode junction leakage and capacitance. (ACM=3 CJ=0 CJSW=0 CJGATE=4e-10 JS=0 JSW=1e-9 LD=.1u HDIF=1.5u RS=40 RD=40 N=1).

Note: These models assume that the source/drain diffusions extend to the buried oxide; thus, the area part of the diode has no capacitance to bulk. Linear capacitors to the substrate, however, are included in the sub-circuit.

Obtaining Model Parameters


Use the optimizing capabilities in the Avant! True-Hspice models to obtain the core IDS model parameters.

Use the optimizer to get the core model, subthreshold, and impact ionization parameters. The subthreshold model selected is an improved BSIM type of model that was altered for the older models. The impact ionization model is similar to the Intel model.

The charge conservation model is more charge conserving than the original Ward-Dutton model in SPICE 2G6.

The automatic diode area and resistance calculation estimates the junction capacitance, saturation current, and resistance as a function of the transistor width. The parameters VNDS and NDS allow for a piecewise linear approximation to the reverse junction current characteristics.

Figure 9-6: Non-fully Depleted SOI Model




Example

```

ssoi.sp LEVEL=3 floating bulk model
** non-fully depleted
* test 1st order soi model with floating substrate
.option nomod post
* substrate capacitance 3.45e-11 is for SiO2
.param t_sub_ox=.5u    subcap='3.45e-11/t_sub_ox' hdif=1.5u
.global substrate
.dc vd 0 5 0.1 sweep vg 1.5 3.5 0.5
.print id=i(xml.m) vds=v(d) vgs=v(g)
.param vds=0 vgs=0 vbs=0
vd d gnd vds
vg g gnd vgs
vs s gnd 0
vsub substrate gnd vbs
xml d g s nch w=50u L=5u
.macro nch d g s w=10u l=2u
* macro definition for fet+ parasitic cap to substrate
* assumes existence of undepleted bulk
  m d g s b nch w=w L=L
  cx d substrate c='w*2*hdif*subcap'
  cx s substrate c='w*2*hdif*subcap'
  cx b substrate c='w*L*subcap'
.eom
.model nch nmos LEVEL=3
+ lmin=.5u lmax=100u wmin=.5u wmax=500u $model selector
+ ld=0.1u wd=.15u xl=0 xw=0          $diffusion+photobias
+ acm=3    hdif=hdif rsh=30 rs=10k rd=10k $resistors
+ ldif=0.1u
$junction cap (ACM=3 (h9007 only) allows diode on gate edge
+ cj=0 cjsw=0 cgate=0.4e-9 mjsw=0.33 php=0.6
+ js=0 jsw=1e-9    n=1 vnds=.5 nds=1          $junction leakage
+    bex=-1.5 tcv=2m          $temperature
+    tox=200 capop=9 xqc=.4 meto=0.08u    $gate cap
+    alpha=0.1    vcr=18          $impact ionization

    vto=0.7    phi=1 gamma=1          $threshold
+    eta=10    xj=0.1u          $threshold
+    wic=3 n0=0.9    nd=0          $subthreshold
+    uo=400    theta=1m          $dc mobility
+    vmax=100k    kappa=0          $dc saturation
.end

```

Figure 9-7: LEVEL 3 Floating Bulk Model

Fully Depleted SOI Model Considerations

Fully-depleted transistors require additional modeling equations. The first-order effects are:

- Threshold sensitivity to the substrate
- No kink current
- Depletion capacitance hits a minimum determined by the silicon thickness

Lack of these effects is not a serious problem for an inverter circuit because the source-to-substrate voltage does not move. Digital circuits with good gate drive are not seriously affected because a large gate voltage renders the small V_{th} shift to a small change in I_{DS} current.

Analog amplifiers with transistors at back-bias and low gate voltages and similar circuits can be affected by the substrate threshold sensitivity.

LEVEL 28 Modified BSIM Model

This section lists the LEVEL 28 parameters and equations for the modified BSIM model.

LEVEL 28 Features

The following are the significant features of the LEVEL 28 model.

- Vertical field dependence of carrier mobility
- Carrier velocity saturation
- Drain-induced barrier lowering
- Depletion charge sharing by source and drain
- Nonuniform doping profile for ion-implanted devices
- Channel length modulation
- Subthreshold conduction
- Geometric dependence of electrical parameters

LEVEL 28 Model Parameters

The LEVEL 28 model parameters follow.

Transistor Process Parameters

Name (Alias)	Units	Default	Description
LEVEL		1	MOSFET model level selector. Set this parameter to 28 for this model.
B1		0.0	Lower vdsat transition point
LB1	μm	0.0	Length sensitivity
WB1	μm	0.0	Width sensitivity
B2		1	Upper vdsat transition point

Name (Alias)	Units	Default	Description
LB2	μm	0.0	Length sensitivity
WB2	μm	0.0	Width sensitivity
CGBO	F/m	2.0e-10	Gate-to-bulk parasitic capacitance (F/m of length)
CGDO	F/m	1.5e-9	Gate-to-drain parasitic capacitance (F/m of width)
CGSO	F/m	1.5e-9	Gate-to-source parasitic capacitance (F/m of width)
ETA0		0.0	Linear vds threshold coefficient
LETA	μm	0.0	Length sensitivity
WETA	μm	0.0	Width sensitivity
ETAMN		0.0	Minimum linear vds threshold coefficient
LETAMN	μm	0.0	Length sensitivity
WETAMN	μm	0.0	Width sensitivity
GAMMN	$\text{V}^{1/2}$	0.0	Minimum root-vsbs threshold coefficient
LGAMN	$\text{V}^{1/2} \cdot \mu\text{m}$	0.0	Length sensitivity
WGAMN	$\text{V}^{1/2} \cdot \mu\text{m}$	0.0	Width sensitivity
K1	$\text{V}^{1/2}$	0.5	Root-vsbs threshold coefficient
LK1	$\text{V}^{1/2} \cdot \mu\text{m}$	0.0	Length sensitivity
WK1	$\text{V}^{1/2} \cdot \mu\text{m}$	0.0	Width sensitivity
K2		0.0	Linear vsb threshold coefficient
LK2	μm	0.0	Length sensitivity

Name (Alias)	Units	Default	Description
WK2	μm	0.0	Width sensitivity
MUZ	$\text{cm}^2/\text{V}\cdot\text{s}$	600	Low drain field first order mobility
LMUZ	$\mu\text{m}\cdot\text{cm}^2/\text{V}\cdot\text{s}$	0.0	Length sensitivity
WMUZ	$\mu\text{m}\cdot\text{cm}^2/\text{V}\cdot\text{s}$	0.0	Width sensitivity
N0		200	Low field weak inversion gate drive coefficient (value of 200 for N0 disables weak inversion calculation)
LN0	μm	0.0	Length sensitivity
WN0	μm	0.0	Width sensitivity
NB0		0.0	Vsb reduction to low field weak inversion gate drive coefficient
LNB	μm	0.0	Length sensitivity
WNB	μm	0.0	Width sensitivity
ND0		0.0	Vds reduction to low field weak inversion gate drive coefficient
LND	μm	0.0	Length sensitivity
WND	μm	0.0	Width sensitivity
PHI0	V	0.7	Two times the Fermi potential
LPHI	$\text{V}\cdot\mu\text{m}$	0.0	Length sensitivity
WPHI	$\text{V}\cdot\mu\text{m}$	0.0	Width sensitivity
TOXM (TOX)	$\mu\text{m (m)}$	0.02	Gate oxide thickness (if TOXM or TOX >1, Angstroms is assumed)

Name (Alias)	Units	Default	Description
U00	1/V	0.0	Gate field mobility reduction factor
LU0	$\mu\text{m}/\text{V}$	0.0	Length sensitivity
WU0	$\mu\text{m}/\text{V}$	0.0	Width sensitivity
U1	1/V	0.0	Drain field mobility reduction factor
LU1	$\mu\text{m}/\text{V}$	0.0	Length sensitivity
WU1	$\mu\text{m}/\text{V}$	0.0	Width sensitivity
VDDM	V	5.0	Critical voltage for high drain field mobility reduction
VFB0 (VFB)	V	-0.3	Flatband voltage
LVFB	$\text{V} \cdot \mu\text{m}$	0.0	Length sensitivity
WVFB	$\text{V} \cdot \mu\text{m}$	0.0	Width sensitivity
WFAC		4	Weak inversion factor
LWFAC	μm	0.0	Length sensitivity
WWFAC	μm	0.0	Width sensitivity
WFACU		0.0	Second weak inversion factor
LWFACU	μm	0.0	Length sensitivity
WWFACU	μm	0.0	Width sensitivity
X2E	1/V	0.0	Vsb correction to linear vds threshold coefficient
LX2E	$\mu\text{m}/\text{V}$	0.0	Length sensitivity
WX2E	$\mu\text{m}/\text{V}$	0.0	Width sensitivity

Name (Alias)	Units	Default	Description
X2M (X2MZ)	$\text{cm}^2/\text{V}^2 \cdot \text{s}$	0.0	Vsb correction to low field first order mobility
LX2M (LX2MZ)	$\mu\text{m} \cdot \text{cm}^2 / \text{V}^2 \cdot \text{s}$	0.0	Length sensitivity
WX2M (WX2MZ)	$\mu\text{m} \cdot \text{cm}^2 / \text{V}^2 \cdot \text{s}$	0.0	Width sensitivity
X2U0	$1/\text{V}^2$	0.0	Vsb reduction to GATE field mobility reduction factor
LX2U0	$\mu\text{m}/\text{V}^2$	0.0	Length sensitivity
WX2U0	$\mu\text{m}/\text{V}^2$	0.0	Width sensitivity
X2U1	$\mu\text{m}/\text{V}^2$	0.0	Vsb reduction to DRAIN field mobility reduction factor
LX2U1	$\mu\text{m}^2/\text{V}^2$	0.0	Length sensitivity
WX2U1	$\mu\text{m}^2/\text{V}^2$	0.0	Width sensitivity
X33M	$\text{cm}^2/\text{V}^2 \cdot \text{s}$	0.0	Gate field reduction of X3MS
LX33M	$\mu\text{m} \cdot \text{cm}^2 / \text{V}^2 \cdot \text{s}$	0.0	Length sensitivity
WX33M	$\mu\text{m} \cdot \text{cm}^2 / \text{V}^2 \cdot \text{s}$	0.0	Width sensitivity
X3E	$1/\text{V}$	0.0	Vds correction to linear vds threshold coefficient
LX3E	$\mu\text{m}/\text{V}$	0.0	Length sensitivity
WX3E	$\mu\text{m}/\text{V}$	0.0	Width sensitivity

Name (Alias)	Units	Default	Description
X3MS	$\text{cm}^2/\text{V}^2\cdot\text{s}$	5.0	Vds correction for high drain field mobility
LX3MS	$\mu\text{m}\cdot\text{cm}^2/\text{V}^2\cdot\text{s}$	0.0	Length sensitivity
WX3MS	$\mu\text{m}\cdot\text{cm}^2/\text{V}^2\cdot\text{s}$	0.0	Width sensitivity
X3U1	$1/\text{V}^2$	0.0	Vds reduction to drain field mobility reduction factor
LX3U1	$\mu\text{m}/\text{V}^2$	0.0	Length sensitivity
WX3U1	$\mu\text{m}/\text{V}^2$	0.0	Width sensitivity
XPART		1.0	Selector for gate capacitance charge sharing coefficient

Notes:

1. When reading parameter names, be aware of the difference in appearance between the capital letter O, and the number zero 0.
2. All LEVEL 28 parameters should be specified using NMOS conventions, even for PMOS—for example, $\text{ETA0} = 0.02$, not $\text{ETA0} = -0.02$.
3. The WL-product sensitivity parameter is available for any parameter with an L and W sensitivity. Replace the leading “L” of the L sensitivity parameter name with a “P”.

Basic Model Parameters

Name (Alias)	Units	Default	Description
LD (DLAT, LATD)	m		<p>Lateral diffusion into channel from source and drain diffusion.</p> <ul style="list-style-type: none"> ■ If LD and XJ are unspecified LD default=0.0 ■ If LD is unspecified but XJ is specified, LD is calculated from XJ. LD default=0.75 XJ <p>LDscaled = LD · SCALM</p>
LDAC	m		<p>This parameter is the same as LD, but if LDAC is included in the .MODEL statement, it replaces LD in the Leff calculation for AC gate capacitance.</p>
LMLT		1.0	Length shrink factor
LREF	m	0.0	<p>Reference channel length</p> <p>LREFscaled = LREF · SCALM</p>
XLREF	m	0.0	<p>Difference between physical (on wafer) and drawn reference channel length</p> <p>XLREFscaled = XLREF · SCALM</p>
WD	m	0.0	<p>Lateral diffusion into channel from bulk along width</p> <p>WDscaled = WD · SCALM</p>

Name (Alias)	Units	Default	Description
WDAC	m		This parameter is the same as WD, but if WDAC is in the .MODEL statement, it replaces WD in the Weff calculation for AC gate capacitance.
WMLT		1.0	Diffusion layer and width shrink factor
XL (DL, LDEL)	m	0.0	Accounts for masking and etching effects $XL_{scaled} = XL \cdot SCALM$
XW (DW, WDEL)	m	0.0	Accounts for masking and etching effects $XW_{scaled} = XW \cdot SCALM$
WREF	m	0.0	Reference channel width $WREF_{scaled} = WREF \cdot SCALM$
XWREF	m	0.0	Difference between physical (on wafer) and drawn reference channel width $XWREF_{scaled} = XWREF \cdot SCALM$

Temperature Parameters

Name (Alias)	Units	Default	Description
BEX		-1.5	Temperature exponent for MUZ, X2M, X3MS, X33M mobility parameters
FEX		0.0	Temperature exponent for mobility reduction factor U1
TCV	V/°K	0.0	Flat-band voltage temperature coefficient

Sensitivity Factors of Model Parameters

For transistors, the L (channel length), W (channel width), and WL-product sensitivity factors of a basic electrical parameter are denoted by adding the characters L, W, and P, respectively, at the start of the name, and often dropping any ending “0”. For example, VFB0 sensitivity factors are LVFB, WVFB, and PVFB. If A0 is a basic parameter, LA, WA and PA are the corresponding sensitivity factors of this parameter (note that LA, WA and PA cannot be scaled using the SCALM option). Then the model uses the following general formula to obtain the parameter value.

The left side of the equation represents the effective model parameter value after device size adjustment. All the effective model parameters are in lower case and start with the character z, followed by the parameter name.

$$z_a = A0 + LA \cdot \left[\frac{1}{L_{eff}} - \frac{1}{LREF_{eff}} \right] + WA \cdot \left[\frac{1}{W_{eff}} - \frac{1}{WREF_{eff}} \right] \\ + PA \cdot \left[\frac{1}{L_{eff}} - \frac{1}{LREF_{eff}} \right] \cdot \left[\frac{1}{W_{eff}} - \frac{1}{WREF_{eff}} \right]$$

LA and WA are specified in units of microns times the units of A0. PA is specified in units of square microns times the units of A0.

If you set LREF or WREF=0, you effectively set the parameter to infinity. This is the default.

Example

$$VFB0 = -0.350v$$

$$LVFB = -0.1v\mu$$

$$WVFB = 0.08v \cdot \mu$$

$$L_{eff} = 1 \cdot 10^{-6}m = 1\mu$$

$$W_{eff} = 2 \cdot 10^{-6}m = 2\mu$$

$$LREF_{eff} = 2 \cdot 10^{-6}m = 2\mu$$

$$WREF_{eff} = 1 \cdot 10^{-5} \text{m} = 10\mu$$

$$v_{fb} = V_{FB0} + L_{VFB} \cdot \left(\frac{1}{L_{eff}} - \frac{1}{L_{REF_{eff}}} \right) + W_{VFB} \cdot \left(\frac{1}{W_{eff}} - \frac{1}{W_{REF_{eff}}} \right)$$

$$z_{vfb} = -0.35v + -0.1v \cdot \mu \cdot \left(\frac{1}{1\mu} - \frac{1}{2\mu} \right) + 0.08v \cdot \mu \cdot \left(\frac{1}{2\mu} - \frac{1}{10\mu} \right)$$

$$z_{vfb} = -0.35v - 0.05v + 0.032v$$

$$z_{vfb} = -0.368v$$

LEVEL 28 Model Equations

The LEVEL 28 model equations follow.

Effective Channel Length and Width

The effective channel length and width for LEVEL 28 is determined to be consistent with the LEVEL 3 model. L, W and the multiplier M are from the .MODEL statement in the netlist. SCALE and SCALM are options. When no scaling options or multipliers are used,

$$L_{eff} = L + XL - 2 \cdot LD \quad W_{eff} = W + XW - 2 \cdot WD$$

Note: If LDAC and WDAC are included in the .MODEL statement,
 $L_{eff} = L + XL - 2 \cdot LDAC$ $W_{eff} = W + XW - 2 \cdot WDAC$

Syntax

```

Lscaled = L  SCALE
Wscaled = W  SCALE
XLscaled = XL SCALM
LDscaled = LD SCALM
XWscaled = XW SCALM
WDscaled = WD SCALM
Leff = Lscaled  LMLT+XLscaled-2  LDscaled
LREFeff = LREFscaled  LMLT+XLREFscaled-2  LDscaled
Weff = M  (Wscaled  WMLT+XWREFscaled-2  WDscaled)
WREFeff = M  (WREFscaled  WMLT+XWscaled-2  WDscaled)

```

Threshold Voltage

Effective model parameter values for threshold voltage after device size adjustment are $zphi$, zvf_b , zk_1 , zk_2 , $zeta$, zx_{2e} , zx_{3e} , $zgam_{mn}$, and $zetam_{n}$. They are calculated from the model parameters PHI_0 , VFB_0 , K_1 , K_2 , ETA_0 , X_{2E} , X_{3E} , $GAMMN$, $ETAMN$, and their respective length and width sensitivity parameters.

$$xbs = (zphi - vbs)^{1/2}$$

$$xeta = zeta + zx_{2e} \cdot vbs + zx_{3e} \cdot vds$$

$$vth = zvf_b + zphi + zk_1 \cdot xbs - zk_2 \cdot xbs^2 - xeta \cdot vds$$

This equation is quadratic in xbs and vds . It is joined to linear equations at $d(vth)/d(xbs) = zgam_{mn}$ and at $d(vth)/d(vds) = -zetam_{n}$, which prevents the quadratics from going in the wrong direction.

Both gam_{mn} and $etam_{n}$ default to zero and typically do not affect behavior in the normal operating region.

Effective Mobility

The effective model parameter values for mobility after device size adjustment are z_{muz} , z_{x2m} , z_{x3m} , z_{x33m} , z_{u0} , and z_{x2u0} . They are calculated from the model parameters MUZ , $X2M$, $X3M$, $X33M$, $U00$, $X2U0$, and their respective length and width sensitivity parameters.

$$v_{gst} = v_{gs} - v_{th}$$

$$cx3ms = \frac{z_{x3ms}}{(muz + z_{x33m} \cdot v_{gst})}$$

$$m_{eff} = (zmuz + z_{x2m} \cdot v_{bs})$$

$$\cdot (1 + cx3ms \cdot (VDDM + v_{ds} - (VDDM \cdot VDDM + v_{ds} \cdot v_{ds})^{1/2}))$$

$$xu0 = zu0 + z_{x2u0} \cdot v_{bs}$$

$$u_{eff} = \frac{m_{eff}}{(1 + xu0 \cdot v_{gst})}$$

$$\beta = u_{eff} \cdot COX \cdot \frac{W_{eff}}{L_{eff}}$$

Saturation Voltage (v_{dsat})

The effective model parameter values for saturation voltage, after device size adjustment, are $zu1$, $zx2u1$, and $zx3u1$. They are calculated from the $U1$, $X2U1$, $X3U1$ model parameters, and their length and width sensitivity parameters.

$$xbs = (zphi - v_{bs})^{1/2}$$

$$g = 1 - \frac{1}{(1.744 + 0.8364 \cdot xbs^2)}$$

$$body = \frac{1 + g \cdot zk1}{(2 \cdot xbs)}$$

$$xu1 = zu1 + vbs \cdot zx2u1$$

$$rx = (body^2 + zu1 \cdot 2 \cdot body \cdot v_{gst} + zx3u1 \cdot 4 \cdot v_{gst}^2)^{1/2}$$

$$v_{dsat} = \frac{2 \cdot v_{gst}}{(body + rx)}$$

This is the value of v_{ds} that makes the partial derivative of

$$f(v_{ds}, v_{gst}, v_{bs}) = (v_{gst} - body/2 \cdot v_{ds}) \cdot \frac{v_{ds}}{(1 + (xu1 + zx3u1 \cdot v_{ds}) \cdot v_{ds})}$$

with respect to v_{ds} equal to zero.

Transition Points

The effective model parameter values for transition points after device size adjustment are $zb1$ and $zb2$. They are calculated from the model parameters $B1$, $B2$, and their respective length and width sensitivity parameters.

$$v1 = v_{dsat} - zb1 \cdot \frac{v_{dsat}}{1 + v_{dsat}}$$

$$v2 = v_{dsat} + zb2 \cdot v_{gst}$$

Strong Inversion Current

For $v_{ds} < v_1$,

$$I_{ds} = \beta \cdot (v_{gst} - \text{body}/2 \cdot v_{ds}) \cdot \frac{v_{ds}}{(1 + (zu1 + zx3u1 \cdot v_{ds}) \cdot v_{ds})}$$

The v_{ds} derivative varies approximately linearly between v_1 and v_2 .

For $v_{ds} > v_2$, i_{ds} is a function of β and v_{gst} only. If z_{b1} and z_{b2} are both positive, their main effect is to increase the current in saturation.

Weak Inversion Current

The effective model parameter values for weak inversion current after device size adjustment are $zn0$, znb , znd , $zwfac$ and $zwfacu$. They are calculated from the model parameters $N0$, $ND0$, $NB0$, $WFAC$, $WFACU$, and their respective length and width sensitivity parameters.

The weak inversion current is calculated when $zn0$ is less than 200. It is added to the strong inversion current,

$$I_{total} = I_{strong} + I_{weak} \cdot \left(1 - \exp\left(\frac{-v_{ds}}{v_{therm}}\right)\right)$$

In deep subthreshold,

$$x_n = zn0 + znb \cdot v_{bs} + znd \cdot v_{ds}$$

$$v_{therm} = \frac{KT}{Q}$$

$$x_{weak} = \frac{(v_{gs} - v_t)}{(x_n \cdot v_{therm})}$$

$$I_{weak} = \text{const} \cdot \exp(x_{weak})$$

The modification of this formula near threshold is controlled by $zwfac$ and $zwfacu$. Just above threshold, the device is in saturation:

$$I_{strong} = \text{const} \cdot x_{weak}^2$$

so I_{weak} needs an x_{weak}^2 term to cancel the kink in g_m at threshold. Then I_{weak} goes to zero for $x_{weak} > A0$, which is at a small voltage above threshold. I_{weak} has four regions:

(1) $x_{weak} < -zwfac + A0$

$$I_{weak} = \text{const} \cdot \exp(x_{weak})$$

(2) $-zwfac + A0 < x_{weak} < 0$

$$I_{weak} = \text{const} \cdot \exp(x_{weak} - \text{const} \cdot wf)$$

where wf is the integral with respect to x_{weak} of

$$dwf = \frac{(x_{weak} + zwfac - A0)^2}{[(1 + x_{weak} + zwfac - A0)(1 + zwfacu \cdot (x_{weak} + zwfac - A0))]}$$

(3) $0 < x_{weak} < A0$

$$I_{weak} = (\text{same formula as in region 2}) - \text{const} \cdot x_{weak}^2$$

(4) $A0 < x_{weak}$

$$I_{weak} = 0$$

$A0$ and the constants in the formulas above are not model parameters, but are uniquely determined by continuity conditions at the boundaries between regions.

LEVEL 38 IDS: Cypress Depletion Model

The LEVEL 38 Cypress Depletion MOSFET model (Cypress Semiconductor Corporation) is a further development of the Avant! True-Hspice LEVEL 5 model and features:

- BSIM-style length and width sensitivities
- Degraded body effect at high substrate bias (second GAMMA)
- Empirical fitting parameters for Ids current calculations in the depletion mode of operations
- A comprehensive surface mobility equation
- Drain-induced barrier lowering

At the default parameter settings, the LEVEL 38 model is basically backwards-compatible with LEVEL 5 /ZENH=0.0, with the exception of the surface mobility degradation equation (see the discussion below). Refer to the documentation for LEVEL 5 for the underlying physics that forms the foundation for the Huang-Taylor construct.

In LEVEL 38, the temperature compensation for threshold is ASPEC-style, concurring with the default in LEVEL 5. This section introduces and documents model parameters unique to this depletion model and additional temperature compensation parameters.

LEVEL 38 allows the use of all Avant! True-Hspice model capacitance options (CAPOP). CAPOP=2 is the default setting for LEVEL 38. By setting CAPOP=6 (AMI capacitance model), LEVEL 38 capacitance calculations become identical to those of LEVEL 5.

The parameter ACM default (ACM=0 in LEVEL 38) invokes SPICE-style parasitics. ACM also can be set to 1 (ASPEC), or to 2 (Avant! True-Hspice). All MOSFET models follow this convention.

You can use the SCALE option with the True-Hspice LEVEL 5 model. However, you cannot use the SCALM option, due to the difference in units. You also cannot use the DERIV option.

The following parameters *must* be specified for MOS LEVEL 38: VTO (VT), TOX, UO (UB), FRC, ECV, and NSUB (DNB).

As with LEVEL 5, the Ids current is calculated according to three gate voltage regions:

Depletion Region, $v_{gs} - v_{fb} < 0$

The low gate voltage region dominated by the bulk channel.

Enhancement Region, $v_{gs} - v_{fb} > 0$, $v_{ds} < v_{gs} - v_{fb}$

The region defined by high gate voltage and low drain voltage. In the enhancement region, both channels are fully turned on.

Partial enhancement region, $v_{gs} - v_{fb} > 0$, $v_{ds} > v_{gs} - v_{fb}$

The region with high gate and drain voltages, resulting in the surface region being partially turned on and the bulk region being fully turned on.

To better model depletion region operations, empirical fitting constants have been added to the original Huang-Taylor mechanism to account for the effects caused by nonuniform channel implants and also to make up for an oversight in the average capacitance construct⁵. For the enhancement region, a significantly more elaborate surface mobility model is used.

Body effect in LEVEL 38 is calculated in two regions⁶:

Bulk body effect, $v_{sb} - v_{sbc} > 0$

With sufficiently high (and negative) substrate bias (exceeding v_{sbc}), the depletion region at the implanted channel-substrate junction reaches the Si-oxide interface. Under such circumstances, the free carriers can only accumulate at the interface (like in an enhancement device) and the body effect is determined by the bulk doping level.

Implant-dominated body effect, $v_{sb} - v_{sbc} < 0$

Before reaching v_{sbc} , and as long as the implant dose overwhelms the substrate doping level, the body effect of the depletion mode device is dominated by the deeply “buried” transistor due to the implant. The body effect coefficient γ is proportional to both the substrate doping and, to first order, the implant depth.

In this model level, the “amplification” of the body effect due to deep implant is accounted for by an empirical parameter, BetaGam.

Model parameters that start with L or W represent geometric sensitivities. In the model equations, a quantity denoted by zX (X being the variable name) is determined by three model parameters: the large-and-wide channel case value X and length and width sensitivities LX and WX, according to $zX = X + LX/L_{eff} + WX/W_{eff}$. For example, the zero field surface mobility is given by

$$zUO = UO + \frac{LUO}{l_{eff}} + \frac{WUO}{w_{eff}}$$

Note: This model uses mostly micrometer units rather than the typical meter units. Units and defaults are often unique in LEVEL 38. The I_{ds} derivatives that give small signal gains gm, gds, and gmbs are calculated using the finite difference method. The options SCALM and DERIV are ineffective for this model.

LEVEL 38 Model Parameters

The LEVEL 38 model parameters follow.

Basic Model Parameters

Name (Alias)	Units	Default	Description
LEVEL		1.0	Model level selector. This parameter is set to 38 for this model.
DNB (NSUB)	cm ⁻³	0.0	Surface doping density.
DP	μm	1.0	Implant depth
ECV	V/μm	1000	Critical field

Name (Alias)	Units	Default	Description
KCS		2.77	Implant capacitance integration constant
NI	cm^{-2}	2e11	Implant doping
PHI	V	0.8	Built-in potential
TOX	Å	0.0	Oxide thickness

Effective Width and Length Parameters

Name (Alias)	Units	Default	Description
DEL (WDEL)	m	0.0	Channel length reduction on each side
LATD (LD)	m	$1.7 \cdot XJ$	Lateral diffusion on each side
LDAC	m		This parameter is the same as LD, but if LDAC is included in the .MODEL statement, it replaces LD in the L_{eff} calculation for AC gate capacitance.
LMLT		1.0	Length shrink factor
OXETCH	μm	0.0	Oxide etch
WMLT		1.0	Diffusion layer and width shrink factor

Threshold Voltage Parameters

Name (Alias)	Units	Default	Description
FSS (NFS)	$\text{cm}^{-2} \cdot \text{V}^{-1}$	0.0	Number of fast surface states
NWM		0.0	Narrow width modifier

Name (Alias)	Units	Default	Description
SCM		0.0	Short-channel drain source voltage multiplier
BetaGam		1.0	Body effect transition ratio
LBetaGam	μm	0.0	BetaGam dependence on channel length
WBetaGam	μm	0.0	BetaGam dependence on channel width
DVSBC	V	0.0	Empirical body effect transition voltage adjustment
LDVSBC	V· μm	0.0	L-dependent body effect transition voltage adjustment
WDVSBC	V· μm	0.0	W-dependent body effect transition voltage adjustment
TDVSBC	V/K	0.0	Body effect transition voltage shift due to temperature
VT (VTO)	V	0.0	Extrapolated threshold voltage
LVT (LVTO)	V· μm	0.0	VT dependence on channel length
WVT (WVTO)	V· μm	0.0	VT dependence on channel width
ETA		0.0	Channel-length independent drain-induced barrier lowering
LETA(DIBL)	μm	0.0	Channel-length dependent drain-induced barrier lowering
WETA	μm	0.0	Channel-width dependent drain-induced barrier lowering
DVIN	V	0.0	Empirical surface inversion voltage adjustment
XJ	μm	1.5	Junction depth

Mobility Parameters

Name (Alias)	Units	Default	Description
FRC	$\text{\AA}\cdot\text{s}/\text{cm}^2$	0.0	Field reduction coefficient
LFRC	$10^{-4}\text{\AA}\cdot\text{s}/\text{cm}$	0.0	FRC sensitivity to effective channel length
WFRC	$10^{-4}\text{\AA}\cdot\text{s}/\text{cm}$	0.0	FRC sensitivity to effective channel width
VFRC	$\text{\AA}\cdot\text{s}/(\text{cm}^2\cdot\text{V})$	0.0	Field reduction coefficient variation due to drain bias
LVFRC	$10^{-4}\text{\AA}\cdot\text{s}/(\text{cm}\cdot\text{V})$	0.0	VFRC sensitivity to effective channel length
WVFRC	$10^{-4}\text{\AA}\cdot\text{s}/(\text{cm}\cdot\text{V})$	0.0	VFRC sensitivity to effective channel width
BFRC	$\text{\AA}\cdot\text{s}/(\text{cm}^2\cdot\text{V})$	0.0	Field reduction coefficient variation due to substrate bias.
LBFRC	$10^{-4}\text{\AA}\cdot\text{s}/(\text{cm}\cdot\text{V})$	0.0	BFRC sensitivity to effective channel length
WBFRC	$10^{-4}\text{\AA}\cdot\text{s}/(\text{cm}\cdot\text{V})$	0.0	BFRC sensitivity to effective channel width

Name (Alias)	Units	Default	Description
FSB	$V^{1/2} \cdot s/cm^2$	0.0	Substrate bias-induced mobility degradation coefficient
LFSB	$10^{-4} V^{1/2} \cdot s/cm$	0.0	FSB sensitivity to effective channel length
WFSB	$10^{-4} V^{1/2} \cdot s/cm$	0.0	FSB sensitivity to effective channel width
UO (UB)	$cm^2/(V \cdot s)$	600	Low field bulk mobility
LUO(LUB)	$cm^2 \cdot \mu m/(V \cdot s)$	0.0	UO sensitivity to effective channel length
WUO(WUB)	$cm^2 \cdot \mu m/(V \cdot s)$	0.0	UO sensitivity to effective channel width
FRCEX(F1EX)		0.0	Temperature coefficient for <i>FRC</i>
UH	$cm^2/(V \cdot s)$	900	Implant-channel mobility
KBeta1		1.0	Effective implant-channel mobility modifier
LKBeta1	μm	0.0	Length-dependent implant-channel mobility modifier
WKBeta1	μm	0.0	Width-dependent implant-channel mobility modifier
KI0(KIO)		1.0	Residue current coefficient
LKI0(LKIO)	μm	0.0	Length-dependent residue current coefficient

Name (Alias)	Units	Default	Description
WKIO(WKIO)	μm	0.0	Width-dependent residue current coefficient
HEX(TUH)		-1.5	Implant channel mobility temperature exponent
BEX		-1.5	Surface channel mobility temperature exponent
VST	cm/s	0.0	Saturation velocity
UHSAT	μm/V	0.0	Implant-channel mobility saturation factor

Capacitance Parameters

Name (Alias)	Units	Default	Description
AFC		1.0	Area factor for MOSFET capacitance
CAPOP		6	Gate capacitance selector
METO	μm	0.0	Metal overlap on gate

LEVEL 38 Model Equations

The LEVEL 38 model equations follow.

IDS Equations

Depletion, $v_{gs} - v_{fb} < 0$

$$i_{ds} = \beta_1 \cdot \left\{ q \cdot z_{KI0} \cdot N_I \cdot v_{de} + c_{av} \cdot \left[(v_{gs} - v_{fb}) \cdot v_{de} - \frac{v_{de}^2}{2} \right] \right. \\ \left. - \frac{2}{3} \cdot c_{av} \cdot \bar{\gamma} \cdot [(v_{de} + v_{sb} + \Phi_{id})^{3/2} - (v_{sb} + \Phi_{id})^{3/2}] + I_{crit} \right\}$$

Enhancement, $v_{gs}-v_{fb} > 0$

$$i_{ds} = \beta_1 \cdot \left\{ q \cdot z_{KIO} \cdot NI \cdot v_{de} - \frac{2}{3} \cdot cav \cdot \bar{\gamma} \cdot [(v_{de} + v_{sb} + Phid)^{3/2} - (v_{sb} + Phid)^{3/2}] + I_{crit} \right\} \\ + \beta \cdot \left[(v_{gs} - v_{fb}) \cdot v_{de} - \frac{v_{de}^2}{2} \right]$$

Partial Enhancement, $v_{gs}-v_{fb} < v_{de}$

$$i_{ds} = \beta_1 \cdot \left\{ q \cdot z_{KIO} \cdot NI \cdot v_{de} + cav \cdot \left[(v_{gs} - v_{fb}) \cdot v_{de} - \frac{v_{de}^2}{2} \right] \right. \\ \left. - \frac{2}{3} \cdot cav \cdot \bar{\gamma} \cdot [(v_{de} + v_{sb} + Phid)^{3/2} - (v_{sb} + Phid)^{3/2}] + I_{crit} \right\} \\ + \left(\frac{1}{2} \beta - \frac{1}{2} \beta_1 \cdot cav \right) \cdot (v_{gs} - v_{fb})^2$$

where:

$$\beta_1 = \frac{z_{KBeta1}}{1 + UHSAT \cdot \frac{v_{de}}{Leff}} \cdot UH \cdot \frac{Weff}{Leff}$$

$$\beta = UB_{eff} \cdot cox \cdot \frac{Weff}{Leff}$$

$$cav = \frac{cox \cdot cs}{cox + cs}$$

$$cs = \frac{KCS \cdot \epsilon_{Si}}{DP \cdot 1e-4}$$

$$Phid = v_t \cdot \ln \left(\frac{DNB \cdot nd}{ni^2} \right)$$

$$nd = \frac{NI \cdot 1e4}{DP}$$

and:

$$v_{de} = \min(v_{ds}, v_{dsat})$$

The temperature dependence of the mobility terms assume the ordinary exponential form:

$$U_H(t) = U_H(t_{nom}) \cdot \left(\frac{t}{t_{nom}} \right)^{T_{UH}}$$

$$z_{UO}(t) = z_{UO}(t_{nom}) \cdot \left(\frac{t}{t_{nom}} \right)^{T_{UH}}$$

The continuity term at the body effect transition point is given by

$$I_{crit} = -\frac{2}{3} \cdot c_{av} \cdot [(v_{de} + v_{sbc} + \Phi_{id})^{3/2} - (v_{sbc} + \Phi_{id})^{3/2}] \cdot \gamma \cdot \left(\frac{1}{z_{BetaGam}} - 1 \right)$$

for $v_{sb} > v_{sbc}$; $I_{crit} = 0$ otherwise.

The saturation voltage, threshold voltage, body effect transition voltage, and body effect coefficient $\bar{\gamma}$ are described in the following sections.

Threshold Voltage, v_{th}

The model parameter V_{TO} , often called the “pinch-off,” is a zero-bias threshold voltage extrapolated from a large device operating in the depletion mode. The effective pinch-off threshold voltage, including the device size effects and the terminal voltages, is given by:

$$v_{th} = v_{fb} - \beta_d \cdot [v_{ch} - \bar{\gamma} \cdot (\Phi_{id} + v_{sb})^{1/2} + v_{crit}]$$

where:

$$v_{fb} = z_{VTO} - z_{ETA} \cdot v_{ds} + \beta_d \cdot (v_{ch} - \gamma_0 \cdot \Phi_{id}^{1/2})$$

$$v_{crit} = \left(\gamma - \frac{\gamma}{z_{BetaGam}} \right) \cdot (\Phi_{id} + v_{sbc})^{1/2} \text{ for } v_{sb} > v_{sbc}; 0 \text{ otherwise.}$$

$$\beta d = \frac{U_H \cdot \text{cav}}{z_{UO} \cdot \text{cox}}$$

$$v_{ch} = \frac{q \cdot NI}{\text{cav}}$$

$$\gamma_0 = \frac{(2 \cdot \epsilon_{si} \cdot q \cdot na1)^{1/2}}{\text{cav}}$$

$$na1 = \frac{nd \cdot DNB}{nd + DNB}$$

$$nd = \frac{NI}{DP \cdot 1e-4}$$

The effective $\bar{\gamma}$, including small device size effects, is computed as follows:

$$\bar{\gamma} = \frac{\gamma}{z_{BetaGam}} \text{ for } v_{sb} > v_{sbc}, \text{ and } = \gamma \text{ otherwise.}$$

$$\gamma = \gamma_0 \cdot (1 - \text{scf}) \cdot (1 + \text{ncf})$$

where:

If $SCM \leq 0$,

$$\text{scf} = 0$$

otherwise,

$$\text{scf} = \frac{XJ}{L_{eff}} \cdot \left\{ \left[1 + \frac{2x_d}{XJ} \cdot (SCM \cdot v_{ds} + v_{sb} + \text{Phid})^{1/2} \right]^{1/2} - 1 \right\}$$

If $NWM \leq 0$,

$$ncf = 0$$

otherwise,

$$ncf = \frac{NWM \cdot x_d \cdot (Phid)^{1/2}}{Weff}$$

where:

$$x_d = \left(\frac{2 \cdot \epsilon_{si}}{q \cdot DNB} \right)^{1/2}$$

The body effect transition point is calculated as follows:

$$V_{sbc} = \frac{qDP^2}{2\epsilon_{si}} \left(\frac{NI}{DP \cdot I_e - 4} - DNB \right) + zDVSBC + TDVSBC \cdot (t - t_{nom}) - Phid$$

When $v_{gs} \leq v_{th}$, the surface is inverted and a residual DC current exists. When v_{sb} is large enough to make $v_{th} > v_{inth}$, then v_{th} is used as the inversion threshold voltage.

In order to determine the residual current, v_{inth} is inserted into the i_{ds} , v_{sat} , and mobility equation in place of v_{gs} (except for v_{gs} in the exponential term of the subthreshold current). The inversion threshold voltage at a given v_{sb} is v_{inth} , which is computed as:

$$v_{inth} = v_{fb} - \frac{q \cdot NI}{C_{ox}} - v_{sb} + DVIN - zETA \cdot v_{ds}$$

Saturation Voltage, v_{dsat}

The saturation voltage v_{sat} is determined by:

$$v_{sat} = v_{gs} - v_{fb} + v_{ch} + \frac{\gamma^2}{2} \cdot \left\{ 1 - \left[1 + \frac{4}{\gamma^2} \cdot (v_{gs} - v_{fb} + v_{ch} + v_{sb} + Phid) \right]^{1/2} \right\}$$

$$v_{dsat} = v_{sat}$$

Simulation modifies v_{sat} to include the carrier velocity saturation effect:

$$v_{dsat} = v_{sat} + v_c - (v_{sat}^2 + v_c^2)^{1/2}$$

where:

$$v_c = E_{CV} \cdot L_{eff}$$

Mobility Reduction, U_{Beff}

The surface mobility U_B is dependent upon terminal voltages as follows:

$$J_{Beff} = \frac{1}{\frac{1}{z_{UO}} + \frac{(z_{FRC} + z_{VFRC} \cdot v_{de} + z_{BFRC} \cdot v_{sb}) \cdot (v_{gs} - v_{fb})}{TOX} + \frac{v_{de}}{V_{ST} \cdot L_e} + z_{FSB} \cdot v_{sb}^{1/2}}$$

where:

$$L_e = L_{eff} \quad \text{Linear region}$$

$$L_e = L_{eff} - \Delta L \quad \text{Saturation region}$$

and at elevated temperatures

$$z_{FRC}(t) = z_{FRC}(t_{nom}) \cdot \left(\frac{t}{t_{nom}} \right)^{FRCEX}$$

The ΔL is the channel length modulation effect, defined in the next section. Note that v_{fb} assumes the role of v_{th} in the LEVEL 5 mobility equation. The degradation parameters are semi-empirical and grouped together according to their (linearized) mathematical dependencies instead of physical origin to better provide parameter extraction.⁷

Channel Length Modulation

The channel length modulation effect is included by modifying the i_{ds} current as follows:

$$i_{ds} = \frac{i_{ds}}{1 - \frac{\Delta L}{L_{eff}}}$$

where:

$$\Delta L = 1e4 \cdot \left[\frac{2.73e3 \cdot XJ}{na1 \cdot \ln\left(\frac{1e20}{na1}\right)} \right]^{1/3} \cdot [(vds - vdsat + PHI)^{1/3} - PHI^{1/3}]$$

The ΔL is in microns, assuming XJ is in microns and na1 is in cm^{-3} .

Subthreshold Current, ids

When device leakage currents become important for operation near or below the normal threshold voltage, the model considers the subthreshold characteristics. In the presence of surface states, the effective threshold voltage von is determined by:

$$von = \max(vth, v_{inh}) + fast$$

where:

$$fast = vt \cdot \left[1 + \frac{q \cdot FSS}{cox} + \frac{\gamma}{2 \cdot (Phid + v_{sb})^{1/2}} \right]$$

If $v_{gs} < von$, then

Partial Enhancement, $0 < v_{gs} - v_{fb} < v_{de}$

$$\begin{aligned} ids = \beta 1 \cdot \left\{ q \cdot zKI0 \cdot NI \cdot v_{de} + cav \cdot \left[(von - v_{fb}) \cdot v_{de} - \frac{v_{de}^2}{2} \right] \right. \\ \left. - \frac{2}{3} \cdot cav \cdot \bar{\gamma} \cdot [(v_{de} + v_{sb} + Phid)^{3/2} - (v_{sb} + Phid)^{3/2}] + I_{crit} \right\} \\ + \frac{1}{2} \cdot \left(\beta \cdot e^{\frac{v_{gs} - von}{fast}} - \beta 1 \cdot cav \right) \cdot (von - v_{fb})^2 \end{aligned}$$

Full Enhancement, $v_{gs}-v_{fb}-v_{de} > 0$

$$i_{ds} = \beta_1 \cdot \left\{ q \cdot z K_{I0} \cdot N_I \cdot v_{de} - \frac{2}{3} \cdot c_{av} \cdot \bar{\gamma} \cdot [(v_{de} + v_{sb} + \text{Phid})^{3/2} - (v_{sb} + \text{Phid})^{3/2}] + I_{crit} \right\} \\ + \beta \cdot \left[(v_{on} - v_{fb}) \cdot v_{de} - \frac{v_{de}^2}{2} \right] \cdot e^{\frac{v_{gs} - v_{on}}{fast}}$$

Depletion, $v_{gs}-v_{fb} < 0$

$$i_{ds} = \beta_1 \cdot \left\{ q \cdot z K_{I0} \cdot N_I \cdot v_{de} + c_{av} \cdot \left[(v_{gs} - v_{fb}) \cdot v_{de} - \frac{v_{de}^2}{2} \right] \right. \\ \left. - \frac{2}{3} \cdot c_{av} \cdot \bar{\gamma} \cdot [(v_{de} + v_{sb} + \text{Phid})^{3/2} - (v_{sb} + \text{Phid})^{3/2}] + I_{crit} \right\} \cdot e^{\frac{v_{gs} - v_{on}}{fast}}$$

Example Model File

```
$ file Depstor.mod
.MODEL DEPSTOR NMOS LEVEL=38
* PARASITIC ELEMENTS
+ ACM=1
+ LD=0.15u WD=0.2u $ for LEFF AND WEFF
+ CJ=0.3E-16 MJ=0.4 PB=0.8 JS=2.0E-17 $ INTRINSIC DIODE
+ CJSW=0 MJSW=0.3
+ BULK=98 $ DEFAULT NODE FOR SUBSTRATE
* THRESHOLD
+ VTO=-2.5 LVT=-0.25 WVT=0
+ leta=0.02 eta=0.0 weta=0.0
+ TCV=0.003 $ TEMPERATURE COEFFICIENT
*
  MISC
+ DVIN=0.5 PHI=0.75
+ NFS=2e10 DNB=3.0E16
```

Mobility Model

```

+ UH= 1300
+ UO=495   FRC= 0.020 FSB=5e-5   VFRC=-1e-4   BFRC=-0
+ LUO=-100 LFRC=.03   LFSB=-1e-5  LVFRC=-.002   LBFR=-1e-3
+ WUO=-30  WFRC=-0.01 WFSB=5e-5  WVFRC=-0.00  + WBFRC=-0.4e-3
+ KIO=.9   KBETA1=.5   LKIO=0.16          LKBETA1=-0.15
+ WKIO=0.0   WKBETA1=-0.0
+ BEX=-1.3  TUH=-1.0  Frcex=1.0

```

Body Effect

```

+ NWM=0.5      SCM=.1
+ DVSBC=0.1    LDVSBC=0  WDVSB=0
+ TDVSBC=.002
+ BetaGam=0.9  LBetaGam=-.2 WBetaGam=.1

```

Saturation

```

+ ECV=      2.9  VST=8000      UHSAT=0
* CHANNEL LENGTH MODULATION
+ XJ= 0.1
* OXIDE THICKNESS AND CAPACITANCE
+ TOX=165  CGSO=0  CAPOP=2
* CHANNEL IMPLANT
+ NI=1.5e12      KCS=3  DP=0.25
* .END

```

LEVEL 39 BSIM2 Model

The BSIM2 (Berkeley Short-Channel IGFET Model 2)^{8, 9} is available in the Avant! True-Hspice model as LEVEL 39. The Avant! implementation of this model is based on Berkeley SPICE 3E2.

Provide input to the model by assigning model parameters, as for other True-Hspice models. Tabular model entry without model parameter names (as used for BSIM1) is *not* allowed for BSIM2.

LEVEL 39 Model Parameters

The following is a list of the BSIM2 parameters, their units, their defaults (if any) in the Avant! True-Hspice model, and their descriptions. The table lists 47 BSIM2-specific parameters. Considering that three of the parameters (TEMP, DELL, DFW) are not used in the Avant! True-Hspice model and, considering the width and length sensitivity parameters associated with all the remaining parameters except the first six (TOX, VDD, VGG, VBB, DL, DW), the total parameter count is 120. (Unlike Berkeley SPICE, True-Hspice has L and W sensitivity for MU0). This count does not include the “generic” MOS parameters listed in a later table or the WL-product sensitivity parameters, which are Avant! enhancements.

BSIM2 Model Parameters

Name (Alias)	Units	Default	Description
TOX	m	0.02	Gate oxide thickness. (TOX > 1 is assumed to be in Angstroms)
TEMP	C	-	NOT USED IN the Avant! True-Hspice model (see the compatibility notes)
VDD	V	5	Drain supply voltage (NMOS convention)
VGG	V	5	Gate supply voltage (NMOS convention)

Name (Alias)	Units	Default	Description
VBB	V	-5	Body supply voltage (NMOS convention)
DL	m	0	Channel length reduction
DW	m	0	Channel width reduction
VGHIGH	V	0	Upper bound of the weak-strong inversion transition region
VGLOW	V	0	Lower bound of same
VFB	V	-0.3	Flat band voltage
PHI	V	0.8	Surface potential
K1	V^{-1}	0.5	Body effect coefficient
K2	-	0	Second order body effect coefficient (for nonuniform channel doping)
ETA0	-	0	Drain-induced barrier lowering coefficient.
ETAB	V^{-1}	0	Sensitivity of drain-induced barrier lowering coefficient to V_{bs}
MU0	$cm^2/V \cdot s$	400	Low-field mobility
MU0B	$cm^2/V^2 \cdot s$	0	Sensitivity of low-field mobility to V_{bs}
MUS0	$cm^2/V \cdot s$	600	High drain field mobility
MUSB	$cm^2/V^2 \cdot s$	0	Sensitivity of high drain field mobility to V_{bs}
MU20	-	0	Empirical parameter for output resistance

Name (Alias)	Units	Default	Description
MU2B	V^{-1}	0	Sensitivity of empirical parameter to V_{bs}
MU2G	V^{-1}	0	Sensitivity of empirical parameter to V_{gs}
MU30	$cm^2/V^2 \cdot s$	0	Empirical parameter for output resistance
MU3B	$cm^2/V^3 \cdot s$	0	Sensitivity of empirical parameter to V_{bs}
MU3G	$cm^2/V^3 \cdot s$	0	Sensitivity of empirical parameter to V_{gs}
MU40	$cm^2/V^3 \cdot s$	0	Empirical parameter for output resistance
MU4B	$cm^2/V^4 \cdot s$	0	Sensitivity of empirical parameter to V_{bs}
MU4G	$cm^2/V^4 \cdot s$	0	Sensitivity of empirical parameter to V_{gs}
UA0	V^{-1}	0	First-order vertical-field mobility reduction factor
UAB	V^{-2}	0	Sensitivity of first-order factor to V_{bs}
UB0	V^{-2}	0	Second-order vertical-field mobility reduction factor
UBB	V^{-3}	0	Sensitivity of second-order factor to V_{bs}
U10	V^{-1}	0	High drain field (velocity saturation) mobility reduction factor
U1B	V^{-2}	0	Sensitivity of mobility reduction factor to V_{bs}

Name (Alias)	Units	Default	Description
U1D	V^{-2}	0	Sensitivity of mobility reduction factor to V_{ds}
N0	-	0.5	Subthreshold swing coefficient
NB	$V^{1/2}$	0	Sensitivity of subthreshold swing to V_{bs}
ND	V^{-1}	0	Sensitivity of subthreshold swing to V_{ds}
VOF0	-	0	Threshold offset (normalized to NKT/q) for subthreshold.
VOFB	V^{-1}	0	Sensitivity of offset to V_{bs} .
VOFD	V^{-1}	0	Sensitivity of offset to V_{ds} .
AI0	-	0	Impact ionization coefficient.
AIB	V^{-1}	0	Sensitivity of impact ionization coefficient to V_{bs} .
BI0	V	0	Impact ionization exponent.
BIB	-	0	Sensitivity of impact ionization exponent to V_{bs} .
DELL	m	-	Length reduction of source drain diffusion. NOT USED IN the Avant! True-Hspice model.
WDF	m	-	Default width. NOT USED IN the Avant! True-Hspice model. Use “.OPTION DEFW=#” in the netlist instead.

All BSIM2 parameters should be specified according to NMOS convention, even for a PMOS model. Examples: VDD=5, not -5, and VBB=-5, not 5, and ETA0=0.02, not -0.02.

Also see the notes following the last table in this section.

Other SPICE Parameters

The following generic SPICE MOS parameters are used with BSIM2 in Berkeley SPICE 3. All are also Avant! True-Hspice model parameters that you can use with the True-Hspice BSIM2 model. See [‘Gate Capacitance Modeling’ on page 9-222](#) and [‘Selecting MOSFET Model LEVELs’ on page 8-4](#) for more information.

Generic SPICE MOS Parameters

Name (Alias)	Units	Default	Description
CGDO	F/m	-	Gate-drain overlap capacitance. Calculated if not specified and if LD or METO, and TOX are.
CGSO	F/m	-	Gate-source overlap capacitance. This parameter is calculated if not specified and if LD or METO, and TOX are.
CGBO	F/m	-	Gate-bulk overlap capacitance. This parameter is calculated if not specified and if WD and TOX are.
RSH	ohm/sq	0	Source/drain sheet resistance.
JS	A/m ²	0	Source/drain bulk diode reverse saturation current density.
PB	V	0.8	Source/drain bulk junction potential.
PBSW	V	PB	Sidewall junction potential
CJ	F/m ²	0	Source/drain bulk zero-bias junction capacitance
CJSW	F/m	0	Sidewall junction capacitance
MJ	-	0.5	Source/drain bulk junction grading coefficient
MJSW		0.33	Sidewall junction grading coefficient

Additionally, source/drain bulk diode sidewall reverse saturation current density, $JSW[A/m]$, is available in the Avant! True-Hspice model.

Other True-Hspice Model Parameters Affecting BSIM2

The following Avant! True-Hspice MOS model parameters are needed to use some True-Hspice enhancements, such as LDD-compatible parasitics, model parameter geometry adjustment relative to a reference device, impact ionization modeling with bulk-source current partitioning, and element temperature adjustment of key model parameters.

This is a partial list. For complete information, see the following:

- [Calculating Effective Length and Width for AC Gate Capacitance on page 8-101](#)
- [Using Drain and Source Resistance Model Parameters on page 8-30](#)
- [Using Impact Ionization Model Parameters on page 8-55](#)
- [Temperature Parameters on page 8-105](#)

See [.MODEL VERSION Changes to BSIM2 Models on page 9-192](#) for information about how the .MODEL statement VERSION parameter changes the BSIM2 model depending on the model version number.

True-Hspice Model Parameters

Name (Alias)	Units	Default	Description
ACM	-	0	MOS S/D parasitics selector. ACM=0 is SPICE style. Use ACM=2 or 3 for LDD.
SPICE3	-	0	SPICE3 model compatibility selector. For accurate SPICE3 BSIM2, set SPICE3=1.
DERIV	-	0	Derivative selector: DERIV=0 \Rightarrow analytic. DERIV=1 \Rightarrow finite difference
CAPOP	-	*	MOS gate cap model selector: CAPOP=39 for BSIM2, CAPOP=13 for BSIM1, CAPOP=4 is a synonym for CAPOP=13. <ul style="list-style-type: none"> ■ If SPICE3=0, default CAPOP=13. ■ If SPICE3=1, default CAPOP=39.

Name (Alias)	Units	Default	Description
LMLT	-	1.0	Gate length shrink factor
XL	m	0	<p>Difference between physical (on wafer) and drawn channel length. This parameter is used for L_{eff} calculation only if $DL=0$.</p> $XL_{\text{scaled}} = XL \cdot \text{SCALM}$
LD	m	0	<p>Lateral diffusion under gate (per side) of S/D junction. This parameter is used for L_{eff} calculation only if $DL=0$.</p> $LD_{\text{scaled}} = LD \cdot \text{SCALM}$
LDAC	m		This parameter is the same as LD, but if LDAC is included in the .MODEL statement, it replaces LD in the L_{eff} calculation for AC gate capacitance.
XW	m	0	<p>Difference between physical (on wafer) and drawn S/D active width. This parameter is used for W_{eff} calculation only if $DW=0$.</p> $XW_{\text{scaled}} = XW \cdot \text{SCALM}$
WMLT	-	1.0	Diffusion and gate width shrink factor
WD	m	0	<p>Channel stop lateral diffusion under gate (per side). This parameter is used for W_{eff} calculation only if $DW=0$.</p> $WD_{\text{scaled}} = WD \cdot \text{SCALM}$
WDAC	m		This parameter is the same as WD, but if WDAC is included in the .MODEL statement, it replaces WD in the W_{eff} calculation for AC gate capacitance.

Name (Alias)	Units	Default	Description
LREF	m	0 (∞)	Reference channel length for length adjustment of BSIM model parameters. For Berkeley compatibility (LREF-> ∞), use $\text{LREF}=0. \text{LREF}_{\text{scaled}} = \text{LREF} \cdot \text{SCALM}$
XLREF	m	0.0	Difference between physical and drawn reference channel length
WREF	m	0 (∞)	Reference device width for width adjustment of BSIM model parameters. For Berkeley compatibility (WREF-> ∞), use WREF=0. $\text{WREF}_{\text{scaled}} = \text{WREF} \cdot \text{SCALM}$
XWREF	m	0.0	Difference between physical and drawn reference channel width
DELVTO	V	0	Threshold voltage shift. This parameter is “type” sensitive. For example, DELVTO>0 increases the magnitude of n-channel threshold and decreases the magnitude of p-channel threshold. It adds to the element-line DELVTO parameter.
ALPHA	V ⁻¹	0	Impact ionization coefficient. This parameter has associated geometry sensitivity parameters. Choose between BSIM2 (A10>0 and HSPICE (ALPHA>0) impact ionization modeling. <i>Do not use both.</i>
VCR	V	0	Impact ionization critical voltage. This parameter has associated geometry sensitivity parameters.

Name (Alias)	Units	Default	Description
IIRAT	-	0	Impact ionization source bulk current partitioning factor. One corresponds to 100% source. Zero corresponds to 100% bulk.
TCV	V/C	0	Zero-bias threshold voltage temperature coefficient. The sign of TCV is adjusted automatically for NMOS and PMOS to make threshold decrease in magnitude with rising temperature.
BEX	-	-1.5	Temperature exponent for mobility
FEX	-	0	Temperature exponent for velocity saturation
Px	$[x] \cdot \mu$ μ^2	0	Px is Avant!'s proprietary WL-product sensitivity parameter for x, where x is a model parameter with length and width sensitivity.

LEVEL 39 Model Equations

In the following expressions, model parameters are in all upper case Roman. It is assumed that all model parameters have already been adjusted for geometry, and that those without a trailing “0” have already been adjusted for bias, as appropriate. The exceptions are U1 and N, whose bias dependences are given explicitly below.

Threshold voltage, V_{th} :

$$V_{th} = V_{bi} + K1 \sqrt{PHI - V_{bs}} - K2(PHI - V_{bs}) - ETA \cdot V_{ds}$$

where:

$$V_{bi} = V_{FB} + PHI$$

Strong inversion ($V_{gs} > V_{th} + V_{GHIGH}$):

Linear region ($V_{ds} < V_{dsat}$) drain-source current I_{DS} :

$$I_{DS} = \frac{\beta' \left(V_{gs} - V_{th} - \frac{a}{2} V_{ds} \right) V_{ds}}{1 + UA(V_{gs} - V_{th}) + UB(V_{gs} - V_{th})^2 + U1 \cdot V_{ds}}$$

where:

$$V_{dsat} = \frac{V_{gs} - V_{th}}{a\sqrt{K}},$$

$$K = \frac{1 + V_c + \sqrt{1 + 2V_c}}{2},$$

$$V_c = \frac{U_{1S}(V_{gs} - V_{th})}{a[1 + UA(V_{gs} - V_{th}) + UB(V_{gs} - V_{th})^2]},$$

$$U_{1S} = U10 + U1B \cdot V_{bs},$$

$$U1 = U_{1S} \left[1 - \Theta(V_{dsat} - V_{ds}) \frac{U1D(V_{ds} - V_{dsat})^2}{V_{dsat}^2} \right]$$

where $\Theta(x)$ is the usual unit step function,

$$\beta' = \beta_0 + \beta_1 \tanh\left(MU2 \frac{V_{ds}}{V_{dsat}}\right) + \beta_3 V_{ds} - \beta_4 V_{ds}^2$$

$$\beta_0 = \frac{W_{eff}}{L_{eff}} MU \cdot C_{ox},$$

$$\beta_1 = \beta_S - (\beta_0 + \beta_3 VDD - \beta_4 VDD^2),$$

$$\beta_i = \frac{W_{eff}}{L_{eff}} MU_i \cdot C_{ox}, \quad i = S, 3, 4,$$

$$a = 1 + \frac{gK1}{2\sqrt{\text{PHI} - V_{bs}}},$$

and:

$$g = 1 - \frac{1}{1.744 + 0.8364(\text{PHI} - V_{bs})}$$

Saturation ($V_{ds} > V_{dsat}$) drain-source current, I_{DS} :

$$I_{DS} = \frac{\beta'(V_{gs} - V_{th})^2}{2aK[1 + UA(V_{gs} - V_{th}) + UB(V_{gs} - V_{th})^2]} \cdot (1 + f)$$

where the impact ionization term, f is

$$f = AI \cdot e^{\frac{-BI}{V_{ds} - V_{dsat}}}.$$

Weak Inversion ($V_{gs} < V_{th} + \text{VGLOW}$; [$\text{VGLOW} < 0$]):

Subthreshold drain-source current, I_{ds} :

$$I_{DS} = \beta' \cdot V_{tm}^2 \cdot \exp\left(\frac{V_{gs} - V_{th}}{N \cdot V_{tm}} + \text{VOFF}\right) \cdot \left[1 - \exp\left(-\frac{V_{ds}}{V_{tm}}\right)\right] \cdot (1 + f)$$

$$\text{where } V_{tm} = \frac{kT}{q} \text{ and } N = N0 + \frac{NB}{\sqrt{\text{PHI} - V_{bs}}} + ND \cdot V_{ds}$$

Strong inversion-to-weak inversion transition region ($V_{th} + \text{VGLOW} \leq V_{gs} \leq \zeta_{th} + \text{VGHIGH}$):

$$V_{geff}(V_{gst}) = \sum_{j=0}^3 C_j V_{gst}^j$$

replaces $V_{gst} = V_{gs} - V_{th}$ in the linear or saturation drain currents, based on V_{dsat} (V_{geff}). At the lower boundary $V_{gs} - V_{th} = \text{VGLOW}$, the saturation equation is assumed to be valid for all V_{ds} (that is, $V_{dsat}(V_{geff}(\text{VGLOW})) \approx 0$), to allow a

match to the subthreshold equation given above. The coefficients C_j of the cubic spline V_{geff} are internally determined by the conditions that I_{DS} and dI_{ds}/dV_{gs} both be continuous at the boundaries $V_{gs} = V_{th} + VGLOW$ and $V_{gs} = V_{th} + VGHIGH$.

Effective Length and Width

If DL is nonzero:

$$L_{eff} = L_{scaled} \cdot LMLT - DL$$

$$LREF_{eff} = LREF_{scaled} \cdot LMLT - DL$$

Otherwise,

$$L_{eff} = L_{scaled} \cdot LMLT + XL_{scaled} - 2 \cdot LD_{scaled}$$

$$LREF_{eff} = LREF_{scaled} \cdot LMLT + XLREF_{scaled} - 2 \cdot LD_{scaled}$$

If DW is nonzero:

$$W_{eff} = (W_{scaled} \cdot WMLT - DW) \cdot M$$

$$WREF_{eff} = (WREF_{scaled} \cdot WMLT - DW) \cdot M$$

Otherwise,

$$W_{eff} = (W_{scaled} \cdot WMLT + XW - 2 \cdot WD_{scaled}) \cdot M$$

$$WREF_{eff} = (WREF_{scaled} \cdot WMLT + XWREF_{scaled} - 2 \cdot WD_{scaled}) \cdot M$$

Geometry and Bias of Model Parameters

Most of the BSIM2 parameters have associated width and length sensitivity parameters. You can also specify Avant!-proprietary WL-product sensitivity parameters. If P is a parameter, then its associated width, length, and WL-product sensitivity parameters are WP, LP, and PP.

The value of the P' parameter, adjusted for width, length, and WL-product, is:

$$P' = P + WP \cdot \left(\frac{1}{W_{\text{eff}}} - \frac{1}{WREF_{\text{eff}}} \right) + LP \cdot \left(\frac{1}{L_{\text{eff}}} - \frac{1}{LREF_{\text{eff}}} \right) \\ + PP \cdot \left(\frac{1}{W_{\text{eff}}} - \frac{1}{WREF_{\text{eff}}} \right) \cdot \left(\frac{1}{L_{\text{eff}}} - \frac{1}{LREF_{\text{eff}}} \right)$$

The WREF and LREF terms do not appear in Berkeley SPICE. They are effectively infinite, which is the default in the Avant! True-Hspice model.

The following BSIM2 parameters have no associated geometry sensitivity parameters:

- TOX
- TEMP (not used)
- VDD
- VGG
- VBB
- DL
- DW

The BSIM2 parameters ending in “0” are assumed to be valid at zero bias, and they have associated bias sensitivities, as given in the BSIM2 parameter table.

If PB, PD, and PG are the geometry-adjusted v_{bs} -, v_{ds} -, and v_{gs} - sensitivity parameters, respectively, associated with the geometry-adjusted zero-bias parameter P0, then in general the bias-dependent parameter P is given by

$$P = P0 + PB \cdot V_{bs} + PD \cdot V_{ds} + PG \cdot V_{gs}$$

The exceptions are the velocity saturation factor U1 and the subthreshold swing coefficient N. Expressions for their bias dependences is given later.

Compatibility Notes

SPICE3 Flag

If model parameter SPICE3=0 (default), certain Avant! corrections to the BSIM2 equations are effective. If SPICE3 is set to 1, the equations used are as faithful as possible to the BSIM2 equations for SPICE3E2. Even in this mode, certain numerical problems have been addressed and should not be noticeable under normal circumstances.

Temperature

The model reference temperature TNOM's default is 25°C in the Avant! True-Hspice model, unless you set .OPTION SPICE. In this case TNOM defaults to 27° C. This option also sets some other SPICE compatibility parameters. In the True-Hspice model, you set TNOM in an .OPTION line in the netlist; to override this locally (that is, for a model), use the TREF model parameter. ("Reference temperature" means that the model parameters were extracted at, and are therefore valid at, that temperature.)

In UCB SPICE 3, TNOM (default 27° C) is not effective for the BSIM models, and model parameter TEMP is used (and must be specified) as both the model reference temperature and analysis temperature. The analysis at TEMP only applies to thermally activated exponentials in the model equations. There is no adjustment of model parameter values with TEMP. It is assumed that the model parameters were extracted at TEMP, TEMP being both the reference and analysis temperature.

For model levels *other than* 4 (BSIM1) and 5 (BSIM2) in UCB SPICE3, key model parameters are adjusted for the difference between TEMP (default 27°C) and TNOM, and TEMP is specified in the netlist with .TEMP #, just as in the Avant! True-Hspice model.

In contrast to UCB SPICE's BSIM models, the Avant! True-Hspice LEVEL 39 model does provide for temperature analysis. The default analysis temperature is 25°C in the True-Hspice model. Set .TEMP # in your netlist to change the True-Hspice analysis temperature (TEMP as a model parameter is NOT USED). The True-Hspice model provides temperature adjustment of key model parameters, as explained later.

Parasitics

ACM > 0 invokes the MOS source-drain parasitics in the Avant! True-Hspice model. ACM=0 (default) is SPICE style. See [“True-Hspice Model Enhancements” on page 9-195](#).

Gate Capacitance Selection

CAPOP=39 selects the BSIM2 charge-conserving capacitance model as shipped with Berkeley SPICE 3E2. This is the default selection if SPICE3=1 is set. Please note that XPART (charge-sharing flag) is currently not a BSIM2 model parameter, despite its specification in the sample BSIM2 input decks shipped with Berkeley SPICE 3E. It appears that its use in SPICE 3E was as a printback debug aid. Saturation charge sharing appears to be fixed at 60/40 (S/D) in the BSIM2 capacitance model. Charge equations are given later under [“Charge-based Gate Capacitance Model \(CAPOP=39\)” on page 9-193](#). See also [“Modeling Guidelines and Removal of Mathematical Anomalies” on page 9-197](#).

Other CAPOPs can be chosen. CAPOP=13 (recommended) selects the Avant! BSIM1-based charge-conserving capacitance model that is in common usage with the Avant! True-Hspice MOS LEVELs 13 (BSIM1) and LEVEL 28 (modified BSIM1) models. This option is the default selection if SPICE3=0. With this capacitance model, charge sharing can be adjusted using model parameters XPART or XQC. See [LEVEL 13 BSIM Model on page 9-102](#) for more information.

Unused Parameters

The DELL (S/D diode length reduction) and WDF (default device width) SPICE model parameters are not used in the Avant! True-Hspice model. The function of DELL in SPICE 3E cannot be determined. You can specify a default width in the Avant! True-Hspice model, on the .OPTION line, as DEFW (which defaults to 100 μ).

.MODEL VERSION Changes to BSIM2 Models

The True-Hspice model provides a VERSION parameter to the .MODEL statement, which allows portability of LEVEL 13 BSIM and LEVEL 39 BSIM2 models between True-Hspice model versions. Use the VERSION parameter in a LEVEL 13 .MODEL statement; the following changes in the BSIM model:

Model Version	Effect of VERSION on BSIM2 Model
92A	LEVEL 39 BSIM2 model introduced: no changes
92B	No changes
93A	Introduces gds constraints, fixes WMU3B parameter defect, and introduces MU4 parameter defect
93A.02	VERSION parameter introduced, fixes MU4 parameter defect
95.1	Fixes defects that cause PMUSB, LDAC, WDAC parameter problems, fixes GMBS defect when gds constraints are used
96.1	Limited $\text{ETA} + \text{ETAB} \cdot \text{vb5} \geq 0$

Preventing Negative Output Conductance

The Avant! True-Hspice model internally protects against conditions in the LEVEL 13 model that cause convergence problems due to negative output conductance. The constraints imposed are:

$$\text{MU2} \geq 0 \quad \text{ND} \geq 0 \quad \text{AI} \geq 0$$

These constraints are imposed after length and width adjustment and VBS dependence. This feature is gained at the expense of some accuracy in the saturation region, particularly at high Vgs.

Consequently, BSIM2 models might need to be requalified in the following situations:

1. Devices exhibit self-heating during characterization, which causes declining I_{ds} at high V_{ds} . This would not occur if the device characterization measurement sweeps V_{ds} .
2. The extraction technique produces parameters that result in negative conductance.
3. Voltage simulation is attempted outside the characterized range of the device.

Charge-based Gate Capacitance Model (CAPOP=39)

The BSIM2 gate capacitance model conserves charge and has non-reciprocal attributes. The use of charges as state variables guarantees charge conservation. Charge partitioning is fixed at 60/40 (S/D) in saturation and is 50/50 in the linear region. $Q_s = -(Q_g + Q_d + Q_b)$ in all regions.

Accumulation region ($V_{gs} < V_{bs} + V_{FB}$):

$$Q_g = C_{ox} W_{eff} \cdot L_{eff} (V_{gs} - V_{bs} - V_{FB})$$

$$Q_b = -Q_g$$

$$Q_d = 0$$

Subthreshold region ($V_{bs} + V_{FB} < V_{gs} < V_{th} + V_{GLOW}$):

$$Q_g = C_{ox} W_{eff} \cdot L_{eff} (V_{gs} - V_{bs} - V_{FB})$$

$$\cdot \left[1 - \frac{V_{gs} - V_{bs} - V_{FB}}{V_{gs} - V_{bs} - V_{FB} - V_{gst}} + \frac{1}{3} \left\{ \frac{V_{gs} - V_{bs} - V_{FB}}{V_{gs} - V_{bs} - V_{FB} - V_{gst}} \right\}^2 \right]$$

$$Q_b = -Q_g$$

$$Q_d = 0$$

Saturation region ($V_{ds} > V_{dsat}$):

$$Q_g = \frac{2}{3} C_{ox} W_{eff} \cdot L_{eff} \cdot V_{gst} + Q_{bulk}$$

where:

$$Q_{bulk} = \frac{1}{3} C_{ox} W_{eff} \cdot L_{eff} [V_{th} - V_{bs} - V_{FB}]$$

$$Q_b = -Q_{bulk}$$

$$Q_d = -\frac{4}{10} \cdot \frac{2}{3} C_{ox} W_{eff} \cdot L_{eff} \cdot V_{gst} = \left(-\frac{4}{15}\right) C_{ox} W_{eff} \cdot L_{eff} \cdot V_{gst}$$

Linear region ($V_{ds} < V_{dsat}$):

$$Q_g = \frac{2}{3} C_{ox} W_{eff} \cdot L_{eff} \cdot V_{gst} \cdot \left[\frac{3 \left(1 - \frac{V_{ds}}{V_{dsat}}\right) + \left(\frac{V_{ds}}{V_{dsat}}\right)^2}{2 - \frac{V_{ds}}{V_{dsat}}} \right] + Q_{bulk}$$

$$Q_b = -Q_{bulk}$$

$$Q_d = -\frac{1}{3} C_{ox} W_{eff} \cdot L_{eff} \cdot V_{gst}$$

$$\cdot \left[\frac{3 \left(1 - \frac{V_{ds}}{V_{dsat}}\right) + \left(\frac{V_{ds}}{V_{dsat}}\right)^2}{2 - \frac{V_{ds}}{V_{dsat}}} + \frac{\frac{V_{ds}}{V_{dsat}} \left(1 - \frac{V_{ds}}{V_{dsat}}\right) + 0.2 \left(\frac{V_{ds}}{V_{dsat}}\right)^2}{\left(2 - \frac{V_{ds}}{V_{dsat}}\right)^2} \right] + Q_{bulk}$$

True-Hspice Model Enhancements

In the following expressions, model parameters are in all upper case Roman. It is assumed that all model parameters without a trailing “0” have already been adjusted for both geometry and bias, as appropriate.

Temperature Effects

TLEV=1 is enforced for LEVEL=39. No other TLEV value is currently allowed.

Threshold voltage for LEVEL 39 TLEV=1 is adjusted according to:

$$V_{th}(T) = V_{bi}(T) + K1 \cdot \sqrt{\phi(T) - V_{bs}} - K2 \cdot (\phi(T) - V_{bs}) - ETA \cdot V_{ds}$$

where:

$$V_{bi}(T) = V_{to}(T) - K1 \cdot \sqrt{\phi(T)} + K2 \cdot \phi(T),$$

$$V_{to}(T) = V_{to} - TCV \cdot (T - T_{nom}),$$

and the nominal-temperature, zero-bias threshold voltage is given by

$$\begin{aligned} V_{to} &= V_{bi} + K1 \cdot \sqrt{PHI} - K2 \cdot PHI \\ &= VFB + PHI + K1 \cdot \sqrt{PHI} - K2 \cdot PHI, \end{aligned}$$

and $\phi(T)$ is calculated according to the value of TLEVC as specified.

Mobility is adjusted according to

$$\mu(T) = \mu(T_{nom}) \cdot \left(\frac{T}{T_{nom}}\right)^{BEX} \text{ where } \mu = \frac{\beta'}{C_{ox}(W_{eff}/L_{eff})}.$$

Velocity saturation is adjusted through UIS according to

$$UIS(T) = UIS \cdot \left(\frac{T}{T_{nom}}\right)^{FEX}$$

In addition, all of the usual Avant! True-Hspice model adjustments to capacitances and parasitic, diodes and resistors are also effective.

Alternate Gate Capacitance Model

Select CAPOP=13 for the Avant! True-Hspice charge-conserving capacitance model, widely used with LEVEL=13 (BSIM1) and LEVEL=28 (improved BSIM1). See [LEVEL 13 BSIM Model on page 9-102](#) for more details.

Impact Ionization

To select Avant! True-Hspice impact ionization modeling (instead of BSIM2), keep AI0=0, and specify model parameters ALPHA [$\text{ALPHA} \cdot (V_{ds} - V_{dsat})$ replaces AI in equation for f in the BSIM2 equations section above], VCR (replaces BI), and IIRAT (multiplies f).

Avant! True-Hspice impact ionization modeling differs from BSIM2 modeling in two ways:

1. There is a bias term, $V_{ds} - V_{dsat}$, multiplying the exponential, as well as ALPHA.
2. The impact ionization component of the drain current can be partitioned between the source and the bulk with model parameter IIRAT. IIRAT multiplies f in the saturation I_{ds} equation. Thus, the fraction IIRAT of the impact ionization current goes to the source, and the fraction $1 - \text{IIRAT}$ goes to the bulk, adding to I_{DB} . IIRAT defaults to zero (that is, 100% of impact ionization current goes to the bulk).

BSIM2's impact ionization assumes that all of the impact ionization current is part of I_{ds} . In other words, it flows to the source. This assumption can lead to inaccuracies in, for example, cascode circuits. See [Calculating the Impact Ionization Equations on page 8-55](#) for more details.

Parasitic Diode for Proper LDD Modeling

The Avant! True-Hspice model has alternative MOS parasitic diodes to replace SPICE-style MOS parasitic diodes. These alternatives allow for geometric scaling of the parasitics with MOS device dimension, proper modeling of LDD parasitic resistances, allowance for shared sources and drains, and allowance for different diode sidewall capacitances along the gate edge and field edge.

The MOS parasitic diode is selected with model parameter ACM. ACM=0 (default) chooses SPICE style. The alternatives likely to be of most interest to the BSIM2 user are ACM=2 and 3.

ACM=2 allows for diode area calculation based on W, XW, and HDIF (contact to gate spacing). The calculation can be overridden from the element line. It further allows specification of LDIF (spacer dimension) and RS, RD (source and drain sheet resistance under the spacer) for LDD devices, as well as RSH (sheet resistance of heavily doped diffusion). Thus, total parasitic resistance of LDD devices is properly calculated.

ACM=3 uses all the features of ACM=2 and, in addition, its calculations of diode parasitics takes into account the sharing of source/drains, and different junction sidewall capacitances along the gate and field edges. Specify source/drain sharing from the element line with parameter GEO.

See [Selecting MOSFET Diode Models on page 8-27](#) for more details.

Skewing of Model Parameters

The BSIM2 model file, like any other Avant! True-Hspice model, can be set up for skewing to reflect process variation. Worst-case or Monte-Carlo analysis can be performed, based on fab statistics. For more information, see Chapter 13, “Statistical Analysis and Optimization”, in the *Star-Hspice Manual*.

Star-Hspice Optimizer

The BSIM2 model, like any other Star-Hspice model, can be tied into the optimizer in an Avant! in-circuit simulator, for fitting to actual device data.

For more information, see Chapter 13, “Statistical Analysis and Optimization”, in the *Star-Hspice Manual*. An example fit appears at the end of this section.

Modeling Guidelines and Removal of Mathematical Anomalies

Because of the somewhat arbitrary geometric and bias adjustments given to BSIM2 parameters, they can take on non-physical or mathematically unallowed values in Berkeley SPICE 3. This can lead to illegal function arguments, program crashes, and unexpected model behavior (for example, negative conductance). The following guidelines and corrections must be satisfied at all geometries of interest and at biases, up to double the supply voltages (that is, to $V_{ds} = 2 \cdot VDD$, $V_{gs} = 2 \cdot VGG$, and $V_{bs} = 2 \cdot VBB$).

To avoid drain current discontinuity at $V_{ds} = V_{dsat}$, be sure that $BI \neq 0$ if $AI0 \neq 0$.

To prevent negative g_{ds} , be sure that $ETA > 0$ and that $MU3 > 0$ and $MU4 < MU3 / (4 * VDD)$. This should ensure positive g_{ds} at biases up to double the supply voltages. To simplify matters, set all $MU4$ parameters to zero. You can obtain reasonably good fits to submicron devices without using $MU4$ ¹⁰.

In the Avant! True-Hspice model, $U1S$ is prevented from becoming negative. A negative $U1S$ is physically meaningless and causes negative arguments in a square root function in one of the BSIM2 equations. It is also recommended that $U1D$ be kept less than unity (between 0 and 1).

For reasonable V_{th} behavior, make sure that $K1 - 2K2 \cdot \sqrt{PHI - V_{bs}} \geq 0$.

For the equations to make sense, the following must hold: $N > 0$, $VGLOW \leq 0$, and $VGHIGH \geq 0$.

The BSIM2 gate capacitance model of SPICE 3E tends to display negative C_{gs} in subthreshold. This appears to be due to $C_{gg} \rightarrow 0$ as $V_{gs} \rightarrow V_{th}$ by construction of the gate charge equation, so that $C_{gs} = C_{gg} - C_{gd} - C_{gb} \rightarrow -C_{gd} - C_{gb} \approx -C_{gb}$. Therefore the use of $CAPOP=13$ (default) is recommended until an improved BSIM2 gate capacitance model is released by Berkeley.

Modeling Example

The following is the result of fitting data from a submicron channel-length NMOS device to BSIM2. The fitting was performed with the Avant! ATEM characterization software and the Avant! simulation optimizer.



Figure 9-8: I_{DS} vs. V_{DS} for $V_{GS} = 1, 2, 3, 4, 5V$; BSIM2 Model vs. Data**Figure 9-9: g_{ds} vs. V_{DS} for $V_{GS} = 2, 3, 4, 5V$; BSIM2 Model vs. Data, LOG scale**

Figure 9-10: I_{DS} vs. V_{GS} for $V_{DS} = 0.1V$, $V_{BS} = 0, -1, -2, -3, -4V$, Showing Subthreshold Region; Model vs. Data





Figure 9-11: g_m/I_{DS} vs. V_{GS} for $V_{DS} = 0.1V$, $V_{BS} = 0, -2V$; BSIM2 Model vs. Data



Typical BSIM2 Model Listing

In this example, geometry sensitivities are set to zero because a fit at only one geometry has been performed. Note the extra HSPICE parameters for LDD, temperature, and geometry.

```
.MODEL NCH NMOS LEVEL = 39
+ TOX = 2.000000E-02      TEMP = 2.500000E+01
+ VDD = 5.000000E+00      VGG = 5.000000E+00      VBB = -5.000000E+00
+ DL = 0.000000E+00      DW = 0.000000E+00
+ VGHIGH = 1.270000E-01  LVGHIGH = 0.000000E+00
+ WVGHIGH = 0.000000E+00
+ VGLOW = -7.820000E-02  LVGLOW = 0.000000E+00
+ WVGLOW = 0.000000E+00
+ VFB = -5.760000E-01    LVFB = 0.000000E+00
+ WVFB = 0.000000E+00
+ PHI = 6.500000E-01     LPHI = 0.000000E+00
+ WPHI = 0.000000E+00
+ K1 = 9.900000E-01      LK1 = 0.000000E+00      WK1 = 0.000000E+00
+ K2 = 1.290000E-01      LK2 = 0.000000E+00      WK2 = 0.000000E+00
+ ETA0 = 4.840000E-03    LETA0 = 0.000000E+00
+ WETA0 = 0.000000E+00
+ ETAB = -5.560000E-03   LETAB = 0.000000E+00
+ WETAB = 0.000000E+00
+ MU0 = 3.000000E+02
+ MU0B = 0.000000E+00    LMU0B = 0.000000E+00
+ WMU0B = 0.000000E+00
+ MUS0 = 7.050000E+02    LMUS0 = 0.000000E+00
+ WMUS0 = 0.000000E+00
+ MUSB = 0.000000E+00    LMUSB = 0.000000E+00
+ WMUSB = 0.000000E+00
+ MU20 = 1.170000E+00    LMU20 = 0.000000E+00
+ WMU20 = 0.000000E+00
+ MU2B = 0.000000E+00    LMU2B = 0.000000E+00
+ WMU2B = 0.000000E+00
+ MU2G = 0.000000E+00    LMU2G = 0.000000E+00
+ WMU2G = 0.000000E+00
+ MU30 = 3.000000E+01    LMU30 = 0.000000E+00
+ WMU30 = 0.000000E+00
+ MU3B = 0.000000E+00    LMU3B = 0.000000E+00
+ WMU3B = 0.000000E+00
+ MU3G = -2.970000E+00   LMU3G = 0.000000E+00
```

```

+ WMU3G = 0.000000E+00
+ MU40 = 0.000000E+00    LMU40 = 0.000000E+00
+ WMU40 = 0.000000E+00
+ MU4B = 0.000000E+00    LMU4B = 0.000000E+00
+ WMU4B = 0.000000E+00
+ MU4G = 0.000000E+00    LMU4G = 0.000000E+00
+ WMU4G = 0.000000E+00
+ UAO = 0.000000E+00     LUA0 = 0.000000E+00
+ WUA0 = 0.000000E+00
+ UAB = 0.000000E+00     LUAB = 0.000000E+00
+ WUAB = 0.000000E+00
+ UBO = 7.450000E-03     LUB0 = 0.000000E+00
+ WUB0 = 0.000000E+00
+ UBB = 0.000000E+00     LUBB = 0.000000E+00
+ WUBB = 0.000000E+00
+ U10 = 0.000000E+00     LU10 = 7.900000E-01
+ WU10 = 0.000000E+00
+ U1B = 0.000000E+00     LU1B = 0.000000E+00
+ WU1B = 0.000000E+00
+ U1D = 0.000000E+00     LU1D = 0.000000E+00
+ WU1D = 0.000000E+00
+ N0 = 8.370000E-01      LNO = 0.000000E+00      WNO = 0.000000E+00
+ NB = 6.660000E-01      LNB = 0.000000E+00      WNB = 0.000000E+00
+ ND = 0.000000E+00      LND = 0.000000E+00      WND = 0.000000E+00
+ VOF0 = 4.770000E-01    LVOF0 = 0.000000E+00
+ WVOF0 = 0.000000E+00
+ VOFB = -3.400000E-02   LVOFB = 0.000000E+00
+ WVOFB = 0.000000E+00
+ VOFD = -6.900000E-02   LVOFD = 0.000000E+00
+ WVOFD = 0.000000E+00
+ AI0 = 1.840000E+00     LAI0 = 0.000000E+00
+ WAI0 = 0.000000E+00
+ AIB = 0.000000E+00     LAIB = 0.000000E+00
+ WAIB = 0.000000E+00
+ BI0 = 2.000000E+01     LBI0 = 0.000000E+00
+ WBI0 = 0.000000E+00
+ BIB = 0.000000E+00     LBIB = 0.000000E+00
+ WBIB = 0.000000E+00
+ DELL = 0.000000E+00    WDF = 0.000000E+00

```

Common SPICE Parameters

```

+ CGDO = 1.000000E-09   CGSO = 1.000000E-09
+ CGBO = 2.500000E-11
+ RSH = 3.640000E+01    JS = 1.380000E-06
+ PB = 8.000000E-01     PBSW = 8.000000E-01
+ CJ = 4.310000E-04     CJSW = 3.960000E-10
+ MJ = 4.560000E-01     MJSW = 3.020000E-01

```

Avant! Parameters

```

+ ACM = 3               LMLT = 8.500000E-01
+ WMLT = 8.500000E-01
+ XL = -5.000000E-08    LD = 5.000000E-08
+ XW = 3.000000E-07     WD = 5.000000E-07
+ CJGATE = 2.000000E-10 HDIF = 2.000000E-06
+ LDIF = 2.000000E-07
+ RS = 2.000000E+03     TRS = 2.420000E-03
+ RD = 2.000000E+03     TRD = 2.420000E-03
+ TCV = 1.420000E-03    BEX = -1.720000E+00   FEX = -2.820000E+00
+ LMU0 = 0.000000E+00   WMU0 = 0.000000E+00   JSW = 2.400000E-12

```

LEVEL 40 HP a-Si TFT Model

The Avant! True-Hspice LEVEL 40 model is a Hewlett-Packard amorphous silicon thin-film transistor model.

Model Parameters

Name	Units	Default	Description
UO	$\text{cm}^2/\text{V}/\text{s}$	1.0	Mobility
VTO	V	0.0	Zero voltage threshold voltage
PHI	V	0.0	Surface potential
NFS	cm^2	0.0	Fast surface state density
NSS	cm^2	0.0	Surface state density
T1	m	280n	First thin film thickness
T2	m	0.0	Second thin film thickness
E1		3.9	Dielectric constant of 1st film
E2		0.0	Dielectric constant of 2nd film
THETA	V^{-1}	0.0	Mobility modulation
ETA	V^{-1}	0.0	Static feedback on threshold voltage (difficulty of band bending)
VMAX	m/s	1e6	Maximum drift velocity of carriers
GO	ohm^{-1}	10e-15	Conductance of TFT leakage current
DEFF		2.0	Drain voltage effect for TFT leakage current

Name	Units	Default	Description
NU		0.0	First order temperature gradient
CHI		0.5	Temperature exponential part
PSI		1e-20	Temperature exponential part
K2		2.0	Temperature exponential part
VTIME	s	10m	Voltage stress
TREF		1.5	Temperature gradient of UO
RD	ohm	1.0K	(External) drain resistance
RS	ohm	1.0K	(External) source resistance
CGSO	F	1.0p	TFT gate-to-source overlap capacitance
CGDO	F	1.0p	TFT gate-to-drain overlap capacitance
CSC	F/m ²	10μ	Space charge capacitance
FREQ	Hz	400	Frequency of device
FEFF		0.5	Frequency effect constant
TAU	s	10n	Relaxation time constant

Using the HP a-Si TFT Model

1. Set LEVEL=40 to identify the model as the HP a-Si TFT model.
2. The default value for L is 10μm, and the default value for W is 40 μm.
3. Use the “M” designation for MOSFET rather than the “A” designation for a-Si TFT in the netlist.
4. Use the “NMOS” or “PMOS” designation for device type rather than the “NAT” or “PAT” designation.

Note: Because of the unavailability of p-channel TFTs, PMOS model testing has been very limited.

5. The LEVEL 40 model is a three-terminal model. No bulk node exists; therefore, no parasitic drain-bulk or source-bulk diodes are appended to the model. A fourth node can be specified, but does not affect simulation results (except for GMIN terms).
6. Parasitic resistances and overlap capacitances are constant. They are not scaled with width, length, and temperature.
7. The capacitance expressions in this model do not conserve charge.
8. The HP a-Si TFT model has a TREF parameter that is an exponent in an expression for mobility temperature dependence.

Other models use the BEX parameter for similar mobility temperature dependence expressions. The HP a-Si TFT TREF model parameter is *not the same as the reference temperature TREF* used in other models. The reference temperature for the HP a-Si TFT model is 312 K (or 38.85 °C), and cannot be modified. Experimental results from TFT manufacturers indicate that amorphous silicon materials are most stable at this temperature.

9. The default room temperature is 25° C in the Avant! True-Hspice model, but is 27° C in some other simulators. It is a matter of choice whether or not to set the nominal simulation temperature to 27° C, by adding .OPTION TNOM=27 to the netlist. Although the *reference* temperature of the HP a-Si TFT model is fixed at 312° K (or 38.85 °C), the behavior of the model adjusts to other *simulation* temperatures that are user specified or provided by Avant! in-circuit simulators as defaults.
10. HP's SPICE3E2 implementation of this model, on which this implementation is based, is not temperature-dependent. The LEVEL 40 has temperature dependency enabled.
11. The default value of CAPOP is 40, which is the HP a-Si TFT non-charge-conserving capacitance model. CAPOP values of 0, 1, 2, 3, 4, 5, 9, 12, or 13 are allowed, but have not been thoroughly tested.
12. The default of DERIV is zero, the analytical method. DERIV can be set to 1 to select the finite difference method.

Effect of SCALE and SCALM

The SCALE option has the same effect for LEVEL 40 as for other Avant! True-Hspice models, such as LEVEL 3 or LEVEL 28. If the values of L and W are in microns rather than meters (for example, L=1 rather than L=1 μ or 1e-6), set .OPTION SCALE=1e-6.

The SCALM option is disabled in the LEVEL 40 model. For standard True-Hspice models (such as LEVEL 3), SCALM affects the scale of model parameters such as XL, XW, LD, WD, CJ, and CJSW.

Because the SCALM option is ignored by the LEVEL 40 model, LEVEL 40 models can be mixed in a simulation with other models in which the SCALM is set.

In general, netlists for Avant! simulators should be made as standard as possible. Also, it is best to convert L and W to meters scale instead of microns scale, so that the netlist can be used without the OPTION SCALE=1E-6. If these recommendations are followed, then a system-level Avant! simulation user can use I/O sub-circuits from different vendors in one simulation.

Noise Model

The LEVEL 40 model uses the standard NLEV=0 noise model inherited from the Avant! True-Hspice models.

DELVTO Element

DELVTO and DTEMP on the element line can be used with LEVEL 40.

True-Hspice Model and Element Statement Example

```
.MODEL nch nmos LEVEL=40 UO=0.4229 VTO=1.645 PHI=1.25 NSS=0
+ NFS=2.248E+21 VMAX=1231
+ THETA=-0.01771 ETA=0.0002703 T1=2.6E-07 T2=0 E1=3.9 E2=0
+ GO=9.206E-15 NU=0 K2=2 CHI=0.5
+ PSI=1E-20 VTIME=0.01 TREF=1.5 CGSO=5.203E-14 CGDO=4.43E-14
+ CSC=0.0001447 RD=5097
+ RS=5097 FREQ=1E+06 DEFF=2.15 TAU=1.64E-07 FEFF=0.5
MCKT 1 2 3 nch L=1e-05 W=4e-05
```

LEVEL 40 Model Equations

In the following equations, model parameters are shown in all capital letters; working variables are in lower case. Model parameters and bias voltages v_{gs} and v_{ds} are inputs. I_{ds} , g_m , and g_{ds} are the DC outputs, and the gate-to-source capacitance C_{gs} and the gate-to-drain capacitance C_{gd} are the AC outputs. Electron charge is q , Boltzmann's constant is k , and the permittivity of a vacuum is ϵ_0 .

Scaling by SCALE has been done prior to evaluation of the equations. Scaling by M is done after evaluation.

The variables $g_{m_{tft}}$ and $g_{ds_{tft}}$ are intermediate, not final, quantities.

A complete description of TFT technology and the device physics underlying these equations can be found in the Hewlett-Packard HP IC-CAP manual.

Initially, $C_{gdi} = 0$, $C_{gsi} = 0$, $\phi_i = PHI$, $v_{to} = VTO$, $u_o = UO$

If $u_o = 0$ then $u_o = 1$

C_{fm} , the dielectric capacitance per unit area, is computed as follows:

$$\text{If } T_1 \neq 0 \text{ and } T_2 \neq 0, \text{ then } C_{fm} = \frac{(\epsilon_0 \cdot E_1 \cdot E_2)}{((T_2 \cdot E_1) + (T_1 \cdot E_2))}$$

$$\text{If } T_1 = 0 \text{ and } T_2 \neq 0, \text{ then } C_{fm} = \frac{(\epsilon_0 \cdot E_2)}{T_2}$$

$$\text{If } T_2 = 0 \text{ and } T_1 \neq 0, \text{ then } C_{fm} = \frac{(\epsilon_0 \cdot E_1)}{T_1}$$

$$k_p = u_o \cdot C_{fm} \cdot 10^{-4}$$

TEMP is the Avant! device simulation temperature, specified in °C, but converted to °K internally to evaluate these equations.

$$v_t = \frac{(k \cdot TEMP)}{q}$$

$$e_g = (2 \cdot 10^4 \cdot (TEMP - 312)) + 1.4$$

$$v_{to} = v_{to} + (DELVTOModel \cdot type) + (DELVTOelement \cdot type)$$

$$v_{bi} = v_{to}$$

$$\text{ratio} = \frac{\text{TEMP}}{312}$$

If $\text{VTIME} \leq 1$, then $u_o = u_o \cdot (\text{ratio}^{\text{TREF}})$ and $k_p = k_p \cdot (\text{ratio}^{\text{TREF}})$.

Note: TREF is the LEVEL 40 model parameter TREF, which is an exponent in temperature adjustment equations. It is not the reference temperature of this device model.

$$v_{fb} = v_{to} - (0.5 \cdot \text{PHI}) + (0.5 \cdot (1.4 - e_g))$$

$$v_{bi} = v_{fb} + (0.5 + \text{PHI} \cdot \text{ratio})$$

$$v_{to} = v_{bi} \text{ (printback definition)}$$

$$\text{phi} = \text{phi} \cdot \text{ratio} \text{ (printback definition)}$$

$$v_{fb} = v_{bi} - \text{phi} \text{ (printback definition)}$$

$$v_{dsat} = 0$$

$$\text{beta} = k_p \cdot W \cdot L$$

$$v_{th} = v_{bi} + (\text{ETA} \cdot v_{ds})$$

If $\text{NU} \neq 0$ and $\text{K2} \neq 0$ and $\text{PSI} \neq 0$ and $\text{VTIME} > 1$, then:

$$v_{th} = v_{th} + f(v_{gs}, v_{ds}, \text{NU}, \text{K2}, \text{PSI}, \text{CHI}, \text{VTIME}, \text{TEMP})$$

$$v_{on} = v_{th}$$

If $\text{NFS} \neq 0$, then:

$$x_n = 1 + \left(\frac{(q \cdot \text{NFS} \cdot 10^4 \cdot W \cdot L)}{C_{fm}} \right)$$

$$v_{on} = f(v_{th}, (v_t \cdot x_n))$$

Cutoff Region (NFS = 0, $v_{gs} \leq v_{on}$)

If $NFS = 0$ and $v_{gs} \leq v_{on}$, then:

$$C_{gdi} = 0$$

$$C_{gsi} = 0$$

$$I_{ds} = GO \cdot f(v_{gs}, (DEFF \cdot v_{ds}))$$

$$g_m = GO$$

$$g_{ds} = GO \cdot DEFF$$

Noncutoff Region (NFS $\neq 0$)

If $v_{gs} > v_{on}$, then:

$$v_{gsx} = v_{gs}$$

If $v_{gs} \leq v_{on}$, then:

$$v_{gsx} = v_{on}$$

Mobility modulation by v_{gs} :

$$u_{eff} = f(u_o, \eta, v_{gs}, THETA)$$

If $V_{MAX} > 0$, then:

$$v_{dsc} = \frac{L \cdot V_{MAX}}{u_{eff}}$$

$$v_{dsat} = (v_{gsx} - v_{th}) + v_{dsc} - \sqrt{((v_{gsx} - v_{th})^2 + v_{dsc}^2)}$$

$$C_{fmlw} = \frac{(C_{fm} \cdot CSC)}{(C_{fm} + CSC)} \cdot L \cdot W$$

C_{fmlw} is the series combination of the dielectric and space charge capacitance of the MIS structure.

If $v_{ds} < v_{dsat}$, then:

$$v_{dsx} = v_{ds}$$

$$\epsilon_{psfm} = C_{fm} \cdot \frac{(T2 + T1)}{\epsilon_0}$$

ϵ_{psfm} is the effective equivalent dielectric constant of the insulator layers.

$$f_{val} = 0.8 + \left(\frac{\epsilon_{psfm} - 0.8}{1 + (2 \cdot \pi \cdot \text{FREQ} \cdot \text{TAU})^2} \right)$$

$$C_{gdi} = f(C_{fmlw} \cdot f(\epsilon_{fm}, 0.8) \cdot (\exp(f_{val}, \text{FEFF}, v_{gs} - v_{th} - v_{ds})))$$

$$C_{gsi} = f(C_{fmlw} \cdot f(\epsilon_{fm}, 0.8) \cdot (\exp(f_{val}, \text{FEFF}, (v_{gs} - v_{th}), v_{ds})))$$

Otherwise, $v_{ds} \geq v_{dsat}$:

$$v_{dsx} = v_{dsat}$$

$$C_{gdi} = C_{fmlw}$$

$$C_{gsi} = \frac{C_{fmlw}}{2}$$

If $v_{dsx} \neq 0$, then:

$$c_{dnorm} = v_{dsx} \cdot \left(v_{gsx} - v_{th} - \frac{v_{dsx}}{2} \right)$$

Normalized drain current:

$$g_{m_{tft}} = v_{dsx}$$

$$g_{ds_{tft}} = v_{gsx} - v_{th} - v_{dsx}$$

$$c_{d1} = \beta \cdot c_{dnorm}$$

Drain current without velocity saturation effect:

$$\beta = \beta \cdot f_{gate}$$

$$i_{drain} = \beta \cdot c_{dnorm}$$

$$g_{m_{tft}} = (\beta \cdot g_{m_{tft}}) + (dfgdvg \cdot c_{d1})$$

Velocity saturation factor—if $V_{MAX} \neq 0$, then:

$$f_{drain} = \frac{1}{\left(1 + \left(\frac{v_{dsx}}{v_{dsc}}\right)\right)}$$

$$df_{ddvg} = -df_{gdvg} \cdot \frac{((f_{drain})^2 \cdot v_{dsx})}{(v_{dsc} \cdot f_{gate})}$$

$$df_{ddvd} = \frac{-(f_{drain})^2}{v_{dsc}}$$

Strong inversion current:

$$g_{m_{tft}} = (f_{drain} \cdot g_{m_{tft}}) + (df_{ddvg} \cdot i_{drain})$$

$$g_{ds_{tft}} = (f_{drain} \cdot g_{ds_{tft}}) + (df_{ddvd} \cdot i_{drain})$$

$$i_{drain} = f_{drain} \cdot i_{drain}$$

$$\beta = \beta \cdot f_{drain}$$

$$I_{ds} = i_{drain} \cdot f(GO, v_{gs}, DEFF, v_{ds})$$

$$g_m = f(g_{m_{tft}}, GO)$$

$$g_{ds} = f(g_{ds_{tft}}, GO, DEFF)$$

Weak inversion current—if $v_{gs} < v_{on}$, then:

$$i_{drain} = i_{drain} \cdot \exp\left(\frac{(v_{gs} - v_{on})}{(v_t \cdot x_n)}\right)$$

$$I_{ds} = i_{drain} + f(GO, v_{gs}, DEFF, v_{ds})$$

$$g_{m_{tft}} = \frac{i_{drain}}{(v_t \cdot x_n)}$$

$$g_m = f(g_{m_{tft}}, GO)$$

$$g_{ds_{tft}} = g_{ds_{tft}} \cdot \exp\left(\frac{(v_{gs} - v_{on})}{(v_t \cdot x_n)}\right)$$

$$g_{ds} = g_{ds_{tft}} + f(GO, DEFF)$$

$$\mathbf{vdsx = 0}$$

$$Ids = f(GO \cdot vgs, DEFF, vds)$$

$$gm = GO$$

$$gds_{tft} = \text{beta} \cdot (vgsx - vth)$$

If $NFS \neq 0$ and $vgs < von$, then

$$gds_{tft} = gds_{tft} \cdot \exp\left(\frac{(vgs - von)}{(vt \cdot xn)}\right)$$

$$gds = f(gds_{tft}, GO, DEFF)$$

Cgd, Cgs


$$Cgd = Cgdi + CGDO$$

$$Cgs = Cgsi + CGSO$$

LEVEL 40 Model Topology

Figure 9-12 shows the topology of the LEVEL 40 model.

Figure 9-12: LEVEL 40 HP a-Si TFT Topology



Comparing MOS Models

This section reviews the history, motivation, strengths and weaknesses of the most commonly used Avant! True-Hspice MOS models:

LEVEL 2	SPICE LEVEL 2
LEVEL 3	SPICE LEVEL 3
LEVEL 13	BSIM1
LEVEL 28	Avant! proprietary model, based on BSIM1
LEVEL 39	SIM2

History and Motivation

This section describes the history of and motivation for using the Avant! True-Hspice MOS.

True-Hspice Model Enhancements

Avant! modified the standard SPICE models to satisfy the needs of customers. The modifications are in the areas of:

- Drawn dimensions with corrections for photolithography and diffusion
- Corrections for optical shrink
- Model-independent process variation parameters
- Uniform subthreshold equations
- Charge-conserving capacitance equations
- Impact ionization with selectable source/bulk partitioning of the excess drain current
- Enhanced temperature relationships

LEVEL 2

The LEVEL 2 model is an enhanced Grove equation. It is the most common of MOS equations in all simulators.

The basic current equation with the $3/2$ -power terms was developed by Ihantola and Moll in 1964. Channel length modulation was added by Reddi and Sah in 1965. The vertical field reduction was added by Crawford in 1967. The ECRIT parameter was added by Klassen in 1978.

LEVEL 3

The LEVEL 3 model was developed by Liu in 1981. It is computationally more efficient, replacing the $3/2$ -power terms with a first-order Taylor expansion. The drain-induced barrier lowering effect (ETA parameter) was added.

The LEVEL 3 models is impressively physical, modeling two-dimensional effects based on junction depth and depletion depths.

LEVEL 13 - BSIM

The BSIM1 model was developed by Sheu, Scharfetter, Poon and Hu at Berkeley in 1984, for higher accuracy modeling of short-channel devices. The approach is empirical rather than physical. It uses polynomials frequently. This makes it easier to write a parameter extraction program, but the polynomials often behave badly. For example, a quadratic function of VDS is used for mobility. Parameters specify the values at VDS=0 and 5 and the slope at VDS=5; unfortunately, values that look reasonable can produce a quadratic that is non-monotonic, giving a GDS<0 problem.

The Avant! True-Hspice implementation of BSIM1 as the LEVEL 13 model removed discontinuities in the current function, added temperature parameters, and added diode and capacitance models consistent with other models. The Berkeley version did not include temperature parameters.

LEVEL 28

LEVEL 28 is a proprietary Avant! True-Hspice model for submicron devices, designed to fix the following problems in BSIM1:

- Negative GDS
- Bad behavior of some polynomial expressions
- A kink in GM at threshold

LEVEL 28 is based on BSIM1, but some of the parameters are quite different. A BSIM1 parameter set cannot be used as a LEVEL 28 model. The LEVEL 28 model is designed for optimization; there is no simple extraction program. It has proven stable for automated model parameter generation.

Optimization of LEVEL 28 models to IDS, GDS, GM data is accomplished routinely by Avant!.

LEVEL 39

The BSIM2 model was developed by Duster, Jeng, Ko, and Hu, and released in SPICE3 in 1991. It is designed for deep submicron devices. It uses a cubic spline to give smooth weak inversion transition and has many additional parameters for improved accuracy. The GDS transition at VDSAT is markedly smoother than in BSIM1.

Future for Model Developments

This sequence of models shows a trend towards empirical rather than physical models, and an ever-increasing number of parameters. It is unfortunate to lose contact with the physics, but it can be unavoidable, because the physics has become less universal. Short-channel devices are much more sensitive to the detail of the process. I-V curves from different manufacturers show qualitative differences in the shape of the curves. Therefore, the models need to be very flexible, requiring a large number of empirical parameters.

Model Equation Evaluation Criteria

This section describes the following aspects of the model equations:

- Potential for good fit to data
- Ease of fitting to data
- Robustness and convergence properties
- Behavior follows actual devices in all circuit conditions
- Ability to simulate process variation
- Gate capacitance modeling

Some of these aspects depend on general features of the Avant! True-Hspice models that are the same for all levels. Others result in simple objective measures for comparing the levels. These measures are summarized in the [‘Comparing Avant! Model Parameters and UCB SPICE 2/3’ on page 9-124.](#)

Potential for Good Fit to Data

Generally, the model with the largest number of parameters has the potential to give the best fit. For the purpose of comparing the models, the number of parameters are counted in two ways.

Measure: Number of Parameters

Only the drain current parameters are counted, not the diode or series resistance, nor gate capacitance and impact ionization parameters, since these are almost the same for all levels.

LEVEL 2: VTO, PHI, GAMMA, XJ, DELTA, UO, ECRIT, UCRIT, UTRA, UEXP, NSUB, LAMBDA, NFS (total=13).

LEVEL 3: VTO, PHI, GAMMA, XJ, DELTA, ETA, UO, THETA, VMAX, NSUB, KAPPA, NFS (total=12).

LEVEL 13: VFB0, PHI0, K1, K2, ETA0, X2E, X3E, MUZ, X2M, X3MS, MUS, X2MS, U00, X2U0, U1, X2U1, X3U1, N0, ND0, NB0, plus L- and W- variation parameters (total = $20 \times 3 = 60$).

LEVEL 28: similar to LEVEL 13, minus MUS, X2MS, plus X33M, WFAC, WFACU (total = $21 \times 3 = 63$).

LEVEL 39: VGHIGH, VGLOW, VFB, K1, K2, ETA0, ETAB, MU0, MU0B, MUS0, MUSB, MU20, MU2B, MU2G, MU30, MU3B, MU40, MU4B, MU4G, UA0, UAB, UB0, UBB, U10, U1B, U1D, N0, NB, ND, plus L- and W- parameters (total = $33 \times 3 = 99$).

Measure: Minimal Number of Parameters

The minimal number of parameters is a subset of the above parameters, that you use to fit a specific W/L device. LEVEL 2 and 3 drop DELTA, which is a W-effect parameter. LEVEL 13 and 28 drop the L- and W- terms and the X2E, X3E, and ND0 second-order effects. LEVEL 39 drops ETAB, MU40, MU4B, MU4G, and ND.

The resulting minimal parameter counts for the five models are:

- LEVEL 2=12
- LEVEL 3=11
- LEVEL 13=17
- LEVEL 28=18
- LEVEL 39=28

Ease of Fit to Data

Generally, the larger the “minimal number of parameters”, the more time needs to be spent fitting the data. The systematic L and W effect parameters of LEVEL 13, 28, and 39 makes fitting easier because optimization can be done to individual W/L devices. Then the final model parameters, with L and W terms, can be calculated from the individual models. On the other hand, the more physical parameters of LEVEL 2 and 3 are helpful because it is easier to predict the value from a knowledge of the process, before fitting to I-V data. Examples of physical parameters are junction depths and doping concentrations.

Measure: Physical Percentage of Parameters

Starting with the minimal set of parameters, the percentage that are physical are calculated. For LEVEL 2—PHI, XJ, UO, ECRIT, NSUB, and NFS are physical, while VTO, GAMMA, UCRIT, UTRA, UEXP, LAMBDA are empirical, which gives 50% physical parameters. For LEVEL 3—PHI, XJ, UO, VMAX, NSUB, NFS are physical, which gives 55%. For LEVELs 13, 28, and 39—only PHIO and MUZ are physical, giving 12%, 11%, and 7% physical parameters, respectively.

Robustness and Convergence Properties

A discontinuity in the derivatives GM, GDS, GMBS can cause convergence problems. Also, since real devices have continuous derivatives, a discontinuity leads to a large inaccuracy in the derivatives near that region. This can be annoying to an analog designer looking at a plot of gain versus bias, for example. The most common important discontinuities are GDS at $v_{ds}=v_{dsat}$, and GM at $v_{gs}=v_{th}$. The LEVEL 2 and 3 models have these discontinuities, while the LEVEL 13, 28, and 39 models do not.

However, the LEVEL 13 model (BSIM1) often produces a negative GDS, which is obviously inaccurate, and causes oscillation, which can lead to convergence failure or a “timestep too small” error. It is possible for a LEVEL 13 model to avoid negative GDS, but it depends on complex relationships between the parameters MUZ, X2M, MUS, X2MS, X3MS, U1, X2U1, X3U1. Usually, a negative GDS can be removed by setting X3MS=0, but this lowers the accuracy of the model in the linear region. The LEVEL 39 (BSIM2) model also can produce negative GDS, unless you select parameters carefully. The LEVEL 28 model does not give negative GDS.

The BSIM1 model has a continuous GM at $v_{gs}=v_{th}$, but a plot of GM/IDS versus VGS shows a kink, while data from real devices is monotonic. This kink is annoying to analog designers working with devices in the weak and medium inversion region. LEVEL 28 and 39 have solved this problem, at the cost of additional parameters.

There are three more important measures, as follows:

Measure: Continuous Derivatives

LEVELs 2 and 3 fail. LEVELs 13, 28, and 39 pass.

Measure: Positive GDS

LEVELs 13 and 39 fail. LEVELs 2, 3, and 28 pass.

Measure: Monotonic GM/IDS in weak inversion

LEVELs 2, 3, and 13 fail. LEVELs 28 and 39 pass.

Behavior Follows Actual Devices In All Circuit Conditions

A model can be a very good fit to IDS data in the normal operating region, and still fail to be useful for simulating some circuits.

The first criterion is that the model should have good temperature dependence. The True-Hspice models provide temperature-dependence parameters for threshold voltage and mobility for all levels. The LEVEL 13, 28 and 39 models also have an FEX parameter that controls VDSAT variation with temperature.

The next most important criterion is that the model should have subthreshold current to provide accurate analog simulation. Even for digital circuits it aids in convergence. Fortunately, all of these models have subthreshold current.

Impact ionization causes a drain-to-bulk current that has a strong effect on cascode circuits. The Avant! True-Hspice models provide ALPHA and VCR parameters for this current, which can be used for all levels.

The BSIM2 model has a more complex impact ionization model, with parameters AI0, AIB, BI0, BIB, but in the Berkeley SPICE3 release this current was all assigned to drain-to-source current, IDS. Using the True-Hspice ALPHA and VCR parameters, the impact ionization current is assigned to IDB, which is essential for cascode simulation. The True-Hspice IIRAT parameter allows the model to divide the current between IDS and IDB, if needed.

Ability to Simulate Process Variation

Usually, full model parameter extraction or optimization is only done on a small number of test wafers. Statistical data on process variation is gathered by in-fabrication measurements (for example, TOX) and simple electrical measurements (for example, VT), made on a large number of wafers. This statistical data gives variances that are used to simulate process variation, using a worst-case, Monte-Carlo, or Taguchi methodology.

In order to do this simulation, models must be modified to take into account variations in TOX, thresholds, line widths, and sheet resistance. In the Avant! True-Hspice models, the different levels use these parameters in similar ways. All of the models discussed here accept the following parameters: TOX, DELVTO, XL, XW, RSH. The DELVTO model parameter shifts the threshold.

For the LEVEL 2 and 3 models, setting DELVTO=0.1 is equivalent to adding 0.1 to VTO; for the LEVEL 13, 28, 39 models, it is equivalent to adding 0.1 to VFB0. The parameters XL and XW represent line width variation. The equation for effective channel length is:

$$L_{eff} = L + XL - 2 \cdot LD$$

The Berkeley BSIM1 and BSIM2 models use $L_{eff} = L - DL$. The DL and DW parameters (DL0, DW0 for BSIM1) are supported in the Avant! True-Hspice models for compatibility; using XL, LD, XW, WD is recommended instead. In the True-Hspice models, the geometry parameters (XL, LD, XW, WD) and the parasitic parameters (CJ, MJ, CJSW, MJSW, RSH) are kept simple and level-independent to use process variation information consistently.

Gate Capacitance Modeling

LEVEL 2 and 3 were released in Berkeley SPICE with the Meyer model for gate capacitance. This model is non-charge-conserving and sets $dQ_G/dV_D = dQ_D/dV_G$, which is not valid in a real device, although provides an adequate response for most digital simulations. The BSIM1 and BSIM2 models were released from Berkeley with charge-conserving, non-symmetric capacitance models.

In the Avant! True-Hspice models, several choices of capacitance models are available; the range of choices and the default varies with the model chosen. The default for LEVELs 2 and 3 is still the Meyer model, but you can also select a charge-conserving Ward-Dutton model.

LEVEL Comparisons

LEVEL	2	3	13	28	39
Number of parameters	13	12	60	63	99
Minimal number of parameters	12	11	17	18	28
Physical parameters	50%	55%	12%	11%	7%
Continuous derivatives	no	no	yes	yes	yes
Positive GDS	yes	yes	no	yes	no
Monotonic GM/IDS	no	no	no	yes	yes

Outline of Optimization Procedure

1. Extract XL, LD, XW, WD, TOX, RSH, CGSO, CGDO, CGBO, CJ, MJ, CJSW, MJSW from resistor and capacitor data, and plots of Beta vs. W, L.
2. For each W/L device,
 - a) Extract VT versus VBS from IDS vs. VGS data.
 - b) Calculate ETA from log(IDS) vs. VGS plots at VDS=0.1, 5.0.
 - c) Fit VT parameters to the VT vs. VBS data.
 - d) Optimize the rest of the parameters, except L and W sensitivity parameters, to IDS, GDS, GM vs. VGS, VDS, VBS data.
3. For each W/L device, calculate L and W sensitivity parameters from the optimized parameters of nearby devices.
4. Fit the models together into one model using the Avant! True-Hspice Lmin, Lmax, Wmin, Wmax feature.

Examples of Data Fitting

The following plots show fits of LEVELs 2, 3, 13, 28, 39 to data from a submicron device, fabricated by a modern CMOS process. All of the models were optimized to the same data. Similar optimization files were used, optimizing different parameters. The Avant! True-Hspice impact ionization model, with ALPHA and VCR parameters, was used in all models except LEVEL 39, which has its own impact ionization parameters.

The problem of negative GDS in LEVEL 13 was avoided by improved optimization of parameter values, but the GDS discontinuity in LEVEL 3 and the GM discontinuity in LEVEL 2 could not be avoided.

Model versus data plots are presented for drain and gate sweeps. These are followed by close-up plots of the models with small step size to show GM and GDS problems with the individual levels.

LEVEL 28, 2, 3—Ids Model vs. Data

- Ids vs. Vds at Vgs=1, 2, 3, 4, 5, Vbs=0
- Fits to IDS only (not GDS and GM) would have looked better for these plots, but would not have been acceptable for analog design.




Figure 9-13: LEVEL 2 Ids Model vs. Data Curves**Figure 9-14: LEVEL 28 Ids Model vs. Data Curves**

Figure 9-15: LEVEL 3 Ids Model vs. Data Curves**LEVEL 13, 28, 39 - Ids Model vs. Data**

Ids vs. Vds at Vgs= 1, 2, 3, 4, 5, Vbs=0




Figure 9-16: LEVEL 13 Ids vs. Vds Curves

Figure 9-17: LEVEL 28 I_{ds} vs. V_{ds} Curves**Figure 9-18: LEVEL 39 I_{ds} vs. V_{ds} Curves****LEVEL 28, 2, 3—Gds Model vs. Data**

- gds -vs.- V_{ds} at $V_{gs}=2, 3, 4, 5$, $V_{bs}=0$
- This plot shows the inability of LEVEL 2 and 3 to model GDS accurately.




Figure 9-19: LEVEL 2 gds vs. Vds Curves**Figure 9-20: LEVEL 28 gds vs. Vds Curves**

Figure 9-21: LEVEL 3 gds vs. Vds Curves**LEVEL 13, 28, 39—Gds Model vs. Data**

- gds = vs. Vds at Vgs=2, 3, 4, 5, Vbs=0
- These models still have a small change in slope of Gds at Vdsat, more visible for the LEVEL 13 model than for LEVEL 28 or 39.




Figure 9-22: LEVEL 13 gds vs. Vds Curves

Figure 9-23: LEVEL 28 gds vs. Vds Curves**Figure 9-24: LEVEL 39 gds vs. Vds Curves****LEVEL 2, 3, 28— Ids Model vs. Data**

Ids -vs.- Vgs at Vds=0.1, Vgs =0, -1, -2, -3, -4




Figure 9-25: LEVEL 2 I_{ds} vs. V_{gs} Curves**Figure 9-26: LEVEL 28 I_{ds} vs. V_{gs} Curves**

Figure 9-27: LEVEL 3 Ids vs. Vgs Curves**LEVEL 13, 28, 39—Ids Model vs. Data**

Ids -vs.- Vgs at Vds=0.1, Vbs =0, -1, -2, -3, -4




Figure 9-28: LEVEL 13 Ids vs. Vgs Curves

Figure 9-29: LEVEL 28 I_{ds} vs. V_{gs} Curves**Figure 9-30: LEVEL 39 I_{ds} vs. V_{gs} Curves**

LEVEL 2, 3, 28—Gm/ I_{ds} Model vs. Data

- gm/ I_{ds} -vs.- V_{gs} at $V_{ds}=0.1$, $V_{bs}=0$, -2
- The LEVEL 2 and 3 models have spikes at $V_{gs}=V_{th}$. The data, and the LEVEL 28 model, is monotonic decreasing.




Figure 9-31: LEVEL 2 gm/Ids vs. Vgs Curves**Figure 9-32: LEVEL 28 gm/Ids vs. Vgs Curves**

Figure 9-33: LEVEL 3 gm/Ids vs. Vgs Curves**LEVEL 13, 28, 39—Gm/Ids Model vs. Data**

- gm/Ids -vs.- Vgs at Vds=0.1, Vbs =0, -2
- LEVEL 13 has a kink at Vth, which is not visible at this resolution. LEVEL 28 and 39 are monotonic.




Figure 9-34: LEVEL 13 gm/Ids vs. Vgs Curves

Figure 9-35: LEVEL 28 gm/Ids vs. Vgs Curves**Figure 9-36: LEVEL 39 gm/Ids vs. Vgs Curves**

Gds vs. Vds at Vgs=4, Vbs=0

This plot shows the behavior of gds at the linear to saturation transition. The LEVEL 3 model has a gds discontinuity.

Figure 9-37: LEVELs 2, 3, 28 gds vs. Vds Curves





Figure 9-38: LEVELs 13, 28, 39 gds vs. Vds Curves



Gm/Ids vs. Vgs at Vds=0.1, Vbs=0, 2

This plot shows a gm discontinuity in the LEVEL 2 model, related to parameters UCRIT and UEXP.

Figure 9-39: LEVEL 2 gm/Ids vs. Vgs Curves





Figure 9-40: LEVEL 28 gm/Ids vs. Vgs Curves



Gm/Ids vs. Vgs at Vds=0.1, Vbs=0

This plot shows the ratio g_m/I_{ds} in the weak inversion transition region. The LEVEL 2, 3, and 13 models have kinks near threshold, while LEVELs 28 and 39 are monotonic.

Figure 9-41: LEVELs 2, 3, 28 gm/Ids vs. Vgs Curves





Figure 9-42: LEVELs 13, 28, 39 gm/Ids vs. Vgs Curves



References

1. Vladimirescu, Andrei and Liu, Sally. "Simulation of MOS Integrated Circuits Using SPICE2." University of California at Berkeley: Memorandum No. UCB/ERL M80/7, February 1980.
2. Huang, J.S., and Taylor, G.W. "Modeling of an Ion-Implanted Silicon Gate Depletion-Mode IGFET." *IEEE Trans. Elec. Dev.*, Vol. ED-22, pp. 995-1000, Nov. 1975.
3. Frohman-Bentchkowski, D. and Grove, A. S. "On the Effect of Mobility Variation on MOS Device Characteristics," *Proc. IEEE*, 56, 1968.
4. Fargher, H. E. and Mole, P. J. The Implementation Of A 3 Terminal SOSFET Model In SPICE For Circuit Simulation. GEC VLSI Research Laboratory, MOS1 Division.
5. Marciniak, W. et. al., "Comments on the Huang and Taylor Model of Ion-Implanted Silicon-gate Depletion-Mode IGFET," *Solid State Electron.*, Vol. 28, No.3, pp. 313-315, 1985.
6. Ballay, N. et. al., "Analytic Modeling of Depletion-Mode MOSFET with Short- and Narrow-Channel Effects," *IEEE PROC*, Vol. 128, Pt.I, No.6 (1981).
7. Tsividis, Y. Operations and Modeling of the MOS Transistor, McGraw-Hill, New York, 1987 p. 145; p. 241f. BFRC's counterpart in BSIM is x2u0.
8. Jeng, M. C. *Design and Modeling of Deep Submicrometer MOSFETs*, Ph.D. Dissertation, University of California, Berkeley, 1989.
9. Duster, J.S., Jeng, M.C., Ko, P. K. and Hu, C. *User's Guide for the BSIM2 Parameter Extraction Program and the SPICE3 with BSIM Implementation*. Industrial Liaison Program, Software Distribution Office, University of California, Berkeley, May 1990.
10. Duster, J.S., Jeng, M.C., Ko, P. K., and Hu, C. *User's Guide for the BSIM2 Parameter Extraction Program and the SPICE3 with BSIM Implementation*. Industrial Liaison Program, Software Distribution Office, University of California, Berkeley, May 1990.



Chapter 10

Selecting MOSFET Models: Level 47-63

The MOSFET models described in this chapter are the most currently developed and widely used models. Avant! True-Hspice models have introduced Levels that are compatible with models developed by Berkeley, The University of Florida, Rensselaer Polytechnic Institute, and others.

This chapter lists the various MOSFET models (Level 47 to 62), and provides the specifications for each model. The following topics are covered in this chapter:

- [Level 47 BSIM3 Version 2 MOS Model](#)
- [Levels 49 and 53 BSIM3v3 MOS Models](#)
- [Level 50 Philips MOS9 Model](#)
- [Level 54 BSIM4.0 Model](#)
- [Level 55 EPFL-EKV MOSFET Model](#)
- [Level 57 UC Berkeley BSIM3-SOI Model](#)
- [Level 58 University of Florida SOI Model](#)
- [Level 59 UC Berkeley BSIM3-SOI FD Model](#)
- [Level 60 UC Berkeley BSIM3-SOI DD Model](#)
- [Level 61 RPI a-Si TFT Model](#)
- [Level 62 RPI Poli-Si TFT Model](#)
- [Level 63 Phillips MOS11 Model](#)

For information about MOSFET Models Levels 1 to 40, see [Chapter 9](#), “Selecting MOSFET Models: Level 1-40”.

Level 47 BSIM3 Version 2 MOS Model

The BSIM3 version 2.0 MOS model from UC Berkeley is available as the Avant! Level 47 model.

Level 47 Model Parameters

Name	Unit	Default	Description
VTH0	V	0.7	Threshold voltage of long channel at $V_{bs} = 0$ and small V_{ds} ■ 0.7 for n-channel. ■ - 0.7 for p-channel)
K1	$V^{1/2}$	0.53	First-order body effect coefficient
K2		-0.0186	Second-order body effect coefficient
K3		80.0	Narrow width effect coefficient
K3B	1/V	0	Body width coefficient of narrow width effect
KT1	V	-0.11	Temperature coefficient for threshold voltage
KT2		0.022	Body bias coefficient of threshold temperature effect
GAMMA1	$V^{1/2}$	See Level 47 Model Equations on page 10-11.	Body effect coefficient, near interface

Name	Unit	Default	Description
GAMMA2	$V^{1/2}$	See Level 47 Model Equations on page 10-11.	Body effect coefficient in the bulk
W0	m	2.5e-6	Narrow width effect coefficient
NLX	m	1.74e-7	Lateral nonuniform doping along channel
TOX	m	150e-10	Gate oxide thickness
XJ	m	0.15e-6	Junction depth
DL	m	0.0	Channel length reduction on one side (multiplied by SCALM)
DW	m	0.0	Channel width reduction on one side (multiplied by SCALM)
NPEAK	cm^{-3} (see Note 8)	1.7e17	Peak doping concentration near interface
NSUB	cm^{-3}	6.0e16	Substrate doping concentration
PHI	V	See Level 47 Model Equations on page 10-11.	Surface potential under strong inversion
XT	m	1.55e-7	Doping depth
VBM	V	-5.0	Maximum substrate bias

Name	Unit	Default	Description
VBX	V	See Level 47 Model Equations on page 10-11 .	V_{bs} at which the depletion width equals XT
DVT0		2.2	Short-channel effect coefficient 0
DVT1		0.53	Short-channel effect coefficient 1
DVT2	1/V	-0.032	Short-channel effect coefficient 2
U0	m^2/Vsec (Note 8)	0.067	Low field mobility at $T = TREF$ <ul style="list-style-type: none"> ■ 0.067 for n-channel. ■ 0.025 for p-channel.
UA	m/V	2.25e-9	First-order mobility degradation coefficient
UA1	m/V	4.31e-9	Temperature coefficient of UA
UB	m^2/V^2	5.87e-19	Second-order mobility degradation coefficient
UB1	m^2/V^2	-7.61e-18	Temperature coefficient of UB
UC	1/V	0.0465	Body bias sensitivity coefficient of mobility
UC1	1/V	-0.056	Temperature coefficient of UC
VSAT	cm/sec	8e6	Saturation velocity of carrier at $T = TREF$
AT	m/sec	3.3e4	Temperature coefficient of $VSAT$
RDSW	ohm · μm	0.0	Source drain resistance per unit width

Name	Unit	Default	Description
RDS0	ohm	0.0	Source drain contact resistance
LDD	m	0.0	Total length of LDD region
ETA		0.3	Coefficient of drain voltage reduction
ETA0		0.08	Subthreshold region DIBL (Drain Induced Barrier Lowering) coefficient
ETAB	1/V	-0.07	Subthreshold region DIBL coefficient
EM	V/m	4.1e7	Electrical field in channel above which hot carrier effect dominates
NFACTOR		1.0	Subthreshold region swing
VOFF	V	-0.11	Offset voltage in subthreshold region
LITL	m		Characteristic length. The default is: $LITL = \left(\frac{\epsilon_{si} T_{ox} X_j}{\epsilon_{ox}} \right)^{1/2}$
VGLOW	V	-0.12	Lower bound of the weak-strong inversion transition region
VGHIGH	V	0.12	Upper bound of the weak-strong inversion transition region
CDSC	F/m ²	2.4e-4	Drain/source and channel coupling capacitance
CDSCB	F/Vm ²	0	Body coefficient for CDSC
CIT	F/m ²	0.0	Interface state capacitance
PCLM		1.3	Coefficient of channel length modulation

Name	Unit	Default	Description
PDIBL1		0.39	DIBL (Drain Induced Barrier Lowering) effect coefficient 1
PDIBL2		0.0086	DIBL effect coefficient 2
DROUT		0.56	DIBL effect coefficient 3
DSUB		DROUT	DIBL coefficient in subthreshold region
PSCBE1	V/m	4.24e8	Substrate current induced body effect exponent 1
PSCBE2	m/V	1.0e-5	Substrate current induced body effect coefficient 2
A0		1	Bulk charge effect. The default is 4.4 for PMOS.
TNOM (TREF)	°C	25	Temperature at which parameters are extracted. This parameter defaults to the option <i>TNOM</i> , which defaults to 25 °C. See 4 and 5 in “Reminders for this Installation,” below.
SUBTHMOD		2	Subthreshold model selector
SATMOD		2	Saturation model selector
KETA	1/V	-0.047	Body bias coefficient of the bulk charge effect
A1	1/V	0	First nonsaturation factor (0 for NMOS, 0.23 for PMOS)
A2		1.0	Second nonsaturation factor (1.0 for NMOS, 0.08 for PMOS)

Name	Unit	Default	Description
UTE		-1.5	Mobility temperature exponent
KT1L	Vm	0	Channel length sensitivity of temperature coefficient for threshold voltage
UC0*	$(V/m)^2$		Temperature coefficient
BULKMOD		1	Bulk charge model selector
XPART		1	Charge partitioning flag
VFB	V		Flat-band voltage
PVAG		0	Gate dependence of output resistance
* UC0 has no effect on the model			

Using the BSIM3 Version 2 MOS Model

The Level 47 model uses the same model parameters for source/drain diode current, capacitance, and resistance as do the other supported MOS levels. The model parameter ACM controls the choice of source/drain equations.

The Level 47 model also uses the same noise equations as the other levels. The parameter NLEV controls the choice of noise equations.

This model, like all Avant! simulation device models, can include parameters. This is useful for modeling process skew, either by worst-case corners or by Monte Carlo. For information on worst-case and Monte Carlo analysis, see “Performing Worst Case Analysis” and “Performing Monte Carlo Analysis” in Chapter 13 of the *Star-Hspice Manual*.

Notes:

1. Set Level=47 to identify the model as a BSIM3 model.
2. This model is based on BSIM3 version 2.0 from UC Berkeley. Code was received from UC Berkeley in July 1994, in the form of SPICE3e2. Changes announced in a letter from UCB September 13, 1994, have been included. DC sweeps have been checked against SPICE3e2.
3. The default setting for *CAPOP* is CAPOP=13, which is the BSIM1 charge-conserving capacitance model. The BSIM3 capacitance model has not been installed.
4. The Level 47 model supports the model parameter name *TNOM* as an alias for *TREF*. The conventional terminology is *TREF*, which is supported as a model parameter in all Avant! MOS levels. The alternative name *TNOM* is supported for Level 47, for compatibility with SPICE3.
5. The default room temperature is 25°C in this model, but is 27°C in SPICE3. If the BSIM3 model parameters are specified at 27°C, TREF=27 should be added to the model, so that the model parameters is interpreted correctly. It is a matter of choice whether or not to set the nominal simulation temperature to 27, by adding .OPTION TNOM=27 to the netlist. This should be done when testing the Avant! model versus SPICE3.
6. The default of *DERIV* is zero, the analytical method. You can set *DERIV* to 1 for the finite difference method. Analytic derivatives in the SPICE3e2 code are not exact in some regions. Setting DERIV=1 gives more accurate derivatives (*GM*, *GDS*, *GMBS*), but consumes more CPU time.
7. There are three ways for the BSIM3 model to calculate V_{th} :
 - Using *K1* and *K2* values that are user specified
 - Using *GAMMA1*, *GAMMA2*, *VBM*, and *VBX* values entered in the .MODEL statement
 - Using *NPEAK*, *NSUB*, *XT*, and *VBM* values that are user specified
8. You can enter the *NPEAK* and *U0* model parameters in meters or centimeters. *NPEAK* is converted to cm^{-3} as follows: if *NPEAK* is greater than 1e20, it is multiplied by 1e-6. *U0* is converted to m^2/Vsec as follows: if *U0* is greater than 1, it is multiplied by 1e-4. You must enter the parameter *NSUB* in cm^{-3} units.

9. The specified value of $VTH0$ for p-channel in the .MODEL statement should be negative.
10. The default value of $KT1$ is -0.11. The negative sign ensures that the absolute value of threshold decreases with increasing temperature for NMOS and PMOS.
11. Model parameter $LITL$ is not allowed to go below a minimum value of $1.0\text{e-}9$ m, to avoid a possible divide by zero error.
12. $VSAT$, after temperature adjustment, is not allowed to go below a minimum value of $1.0\text{e}4$ m/sec, to assure that it is positive after temperature compensation.
13. There are seven model parameters for accommodating the temperature dependencies of six temperature dependent model variables. They are $KT1$ and $KT2$ for VTH , UTE for $U0$, AT for $VSAT$, $UA1$ for UA , $UB1$ for UB , and $UC1$ for UC .
14. Set up the conversion of temperature between this model and SPICE3 as follows:

```

SPICE3:.OPTIONS TEMP=125
        .MODEL NCH NMOS Level=8
        + TNOM =27 ...
HSPICE:.TEMP 125
        .MODEL NCH NMOS Level=47
        + TREF =27 ...

```

15. The option SCALM does not affect the parameters unique to this model, but it does affect the common MOS parameters, such as XL , LD , XW , WD , CJ , $CJSW$, JS , and JSW .
16. Level 47 uses the common Avant! MOS parasitic models, specified by ACM.
17. Level 47 uses the common Avant! MOS noise models, specified by NLEV.
18. $DELVTO$ and $DTEMP$ on the element line can be used with Level 47.
19. The impact ionization current determined by the model parameters PSCBE1 and PSCBE2 contributes to the drain-source current; it does not contribute to bulk current.

Leff and Weff Equations for BSIM3 Version 2.0

The standard equations for Leff and Weff in the Avant! model are:

$$L_{\text{eff}} = L + XL - (2 \cdot LD)$$

$$W_{\text{eff}} = W + XW - (2 \cdot WD)$$

The UCB SPICE3 equations used for BSIM3 are:

$$L_{\text{eff}} = L - (2 \cdot DL)$$

$$W_{\text{eff}} = W - (2 \cdot DW)$$

The units for these parameters are meters, with defaults of zero.

Simulation uses the standard Avant! model equation for both cases, and accepting DL(DW) as the value for LD(WD). If both LD(WD) and DL(DW) are specified in a .MODEL statement, simulation uses the LD(WD) value.

If LDAC and WDAC are included in the .MODEL statement,

$$L_{\text{eff}} = L + XL - 2 \cdot LDAC, \quad W_{\text{eff}} = W + XW - 2 \cdot WDAC$$

The model uses the values of LD(DL) and WD(DW) to generate defaults for CGSO, CGDO, and CGBO. The values are also used with parameters RS and RD for ACM>0.

Example

The following two models give the same simulation results:

```
* HSPICE style:
.MODEL n1 nmos Level=47 XL=0.1e6 LD=0.15e-6
+ SatMod=2 SubthMod=2 BulkMod=1
+ CGSO=0.3e-9 CGDO=0.3e-9 CGBO=0
* SPICE3 style:
.MODEL n2 nmos Level=47 LD=0.1e-6
+ SatMod=2 SubthMod=2 BulkMod=1
+ CGSO=0.3e-9 CGDO=0.3e-9 CGBO=0
```

Level 47 Model Equations

The following model equations are based on the source code of BSIM3.

Threshold Voltage

Model Parameters

V_{th0} , $K1$, $K2$, ϕ_s , N_{lx} , $K3$, W_0 , T_{ox} , V_{bi} , D_{vt0} , D_{vt1} , D_{vt2} , N_{peak} , N_{sub} , γ_1 , γ_2 , V_{bx} , V_{bm} , V_{bi} , X_t , $TREF$

$$V_{th} = V_{th0} + K1(\sqrt{\phi_s - V_{bs}} - \sqrt{\phi_s}) - K2V_{bs} + K1\left(\sqrt{1 + \frac{N_{lx}}{L_{eff}}\sqrt{\frac{\phi_s}{\phi_s - V_{bs}}}} - 1\right)\sqrt{\phi_s}$$

$$+ (K3 + K3B \cdot V_{bs}) \cdot \left(\frac{T_{ox}}{W_{eff} + W_0}\right)\phi_s - \Delta V_{th}$$

$$T_{ratio} = \frac{(TEMP + DTEMP + 273.15)}{(TREF + 273.15)}$$

$$\Delta V_{th} = \theta_{th}(L_{eff}) \cdot (V_{bi} - \phi_s)$$

$$\theta_{th}(L_{eff}) = D_{vt0} \cdot \left[\exp\left(\frac{-D_{vt1} \cdot L_{eff}}{2l_t}\right) + 2 \exp\left(\frac{-D_{vt1} \cdot L_{eff}}{l_t}\right) \right]$$

$$l_t = \sqrt{3 \cdot T_{ox} \cdot X_{dep}} \cdot (1 + D_{vt2} \cdot V_{bs})$$

$$X_{dep} = \sqrt{\frac{2 \cdot \epsilon_{si} \cdot (\phi_s - V_{bs})}{q \cdot N_{peak}}}$$

If ϕ_s is not specified as a model parameter, then

$$\phi_s = 2 \cdot V_{tm} \cdot \ln\left(\frac{N_{peak}}{n_i}\right) \quad (N_{peak} \text{ and } n_i \text{ in cm}^{-3})$$

$$V_{tm} = K \cdot T/q$$

$$n_i = 1.45e10 \cdot \left(\frac{T}{300.15}\right)^{1.5} \cdot \exp(21.5565981 - E_g/(2 \cdot V_{tm}))$$

$$E_g = 1.16 - (7.02e-4) \cdot T^2/(T + 1108.0)$$

If you do not specify $K1$, $K2$ as model parameters, they are calculated as follows:

$$K_1 = \Upsilon_2 - 2 \cdot K_2 \cdot \sqrt{\phi_s - V_{bm}}$$

$$K_2 = (\Upsilon_1 - \Upsilon_2) \cdot \frac{\sqrt{\phi_s - V_{bx}} - \sqrt{\phi_s}}{2 \cdot \sqrt{\phi_s} \cdot (\sqrt{\phi_s - V_{bm}} - \sqrt{\phi_s}) + V_{bm}}$$

$$\Upsilon_1 = \frac{\sqrt{2 \cdot q \cdot \epsilon_{si} \cdot N_{peak}}}{C_{ox}}$$

$$\Upsilon_2 = \frac{\sqrt{2 \cdot q \cdot \epsilon_{si} \cdot N_{sub}}}{C_{ox}}$$

$$V_{bx} = \phi_s - \left(\frac{q \cdot N_{peak} \cdot X_t^2}{2 \cdot \epsilon_{si}} \right)$$

If V_{bi} is not specified as a model parameter, then

$$V_{bi} = \frac{k \cdot T}{q} \cdot \ln \left(\frac{1.0e22 \cdot N_{peak}}{n_i^2} \right)$$

Mobility of Carrier

Model Parameters

$$\mu_0, U_a, U_b, U_c$$

$$\mu_{eff} = \frac{\mu_0}{1 + U_a \cdot \left(\frac{V_{gs} + V_{th}}{T_{ox}} \right) + U_b \cdot \left(\frac{V_{gs} + V_{th}}{T_{ox}} \right)^2 + U_c \cdot V_{bs}}$$

Drain Saturation Voltage

Model Parameters

$$A_0, V_{sat}, X_j, A_1, A_2, R_{ds0}, R_{dsw}$$

Rds and Pfactor:

$$R_{ds} = R_{ds0} + R_{dsw} / (1e6 \cdot W_{eff})$$

$$Pfactor = A_1 \cdot V_{gst} + A_2 \quad (\text{if } Pfactor > 1, \text{ it is set to } Pfactor = 1)$$

$$V_{gst} = V_{gs} - V_{th}$$

Vdsat for the case $R_{ds} = 0$ and $Pfactor = 1$:

$$V_{dsat} = \frac{E_{sat} \cdot L_{eff} \cdot V_{gst}}{A_{bulk} \cdot E_{sat} \cdot L_{eff} + V_{gst}}$$

For $BULKMOD = 1$,

$$A_{bulk} = \left(1 + \frac{K1 \cdot A_0 \cdot L_{eff}}{(L_{eff} + T1) \cdot T1s \cdot 2} \right) / (1 + KETA \cdot V_{bs})$$

For $BULKMOD = 2$,

$$A_{bulk} = \left(\frac{K1 \cdot A_0 \cdot L_{eff}}{(L_{eff} + T1) \cdot \sqrt{\phi_s} \cdot 2} \right) / (1 + KETA \cdot V_{bs})$$

$$T1 = 2 \cdot \sqrt{X_j \cdot X_{dep}}$$

For $V_{bs} \leq 0$,

$$T1s = \sqrt{\phi_s - V_{bs}}$$

For $V_{bs} \geq 0$,

$$T1s = \frac{\phi_s \cdot \sqrt{\phi_s}}{\phi_s + \frac{V_{bs}}{2}}$$

$$E_{\text{sat}} = 2 \cdot \frac{V_{\text{sat}}}{\mu_{\text{eff}}}$$

V_{dsat} for the general case:

$$V_{\text{dsat}} \text{ is the solution of } \text{Tmpa} \cdot V_{\text{dsat}} \cdot V_{\text{dsat}} - \text{Tmpb} \cdot V_{\text{dsat}} + \text{Tmpc} = 0$$

$$V_{\text{dsat}} = \left(\text{Tmpb} - \sqrt{\text{Tmpb}^2 - 4 \cdot \text{Tmpa} \cdot \text{Tmpc}} \right) / (2 \cdot \text{Tmpa})$$

$$\text{Tmpa} = A_{\text{bulk}} \cdot (A_{\text{bulk}} \cdot W_{\text{eff}} \cdot v_{\text{sat}} \cdot C_{\text{ox}} \cdot R_{\text{ds}} - 1 + 1/\text{Pfactor})$$

$$\text{Tmpb} = V_{\text{gst}} \cdot (2/\text{Pfactor} - 1) + (A_{\text{bulk}} \cdot E_{\text{sat}} \cdot L_{\text{eff}}) + (3 \cdot A_{\text{bulk}} \cdot V_{\text{gst}} \cdot W_{\text{eff}} \cdot v_{\text{sat}} \cdot C_{\text{ox}} \cdot R_{\text{ds}})$$

$$\text{Tmpc} = (V_{\text{gst}} \cdot E_{\text{sat}} \cdot L_{\text{eff}}) + (V_{\text{gst}}^2 \cdot 2 \cdot W_{\text{eff}} \cdot v_{\text{sat}} \cdot C_{\text{ox}} \cdot R_{\text{ds}})$$

Linear Region

$$I_{\text{dslin0}} = \mu_{\text{eff}} \cdot C_{\text{ox}} \cdot \frac{W_{\text{eff}}}{L_{\text{eff}}} \cdot \frac{1}{1 + V_{\text{ds}}/(E_{\text{sat}} \cdot L)} \cdot \left(V_{\text{gs}} - V_{\text{th}} - A_{\text{bulk}} \cdot \frac{V_{\text{ds}}}{2} \right) \cdot V_{\text{ds}}$$

$$I_{\text{ds}} = \frac{I_{\text{dslin0}}}{1 + \frac{R_{\text{ds}} \cdot I_{\text{dslin0}}}{V_{\text{ds}}}}$$

Saturation Region

Model Parameters

$$\text{litl}, \text{eta}, L_{\text{dd}}, E_{\text{m}}, D_{\text{rout}}, P_{\text{clm}}, P_{\text{dibl1}}, P_{\text{dibl2}}, P_{\text{scbe1}}, P_{\text{scbe2}}$$

V_{sat} and F_{vag}:

$$V_{\text{asat}} = \frac{E_{\text{sat}} \cdot L_{\text{eff}} + V_{\text{dsat}} + 2R_{\text{ds}} \cdot v_{\text{sat}} \cdot C_{\text{ox}} \cdot W_{\text{eff}} \cdot \left(V_{\text{gst}} - \frac{A_{\text{bulk}} \cdot V_{\text{dsat}}}{2} \right)}{2/\text{Pfactor} - 1 + R_{\text{ds}} \cdot v_{\text{sat}} \cdot C_{\text{ox}} \cdot W_{\text{eff}} \cdot A_{\text{bulk}}}$$

$$F_{vag} = 1 + \frac{P_{vag} \cdot V_{gst}}{E_{sat} \cdot L_{eff}}$$

Early Voltage, satMod = 1:

$$V_A = V_{asat} + F_{vag} \cdot \left(\frac{1 + \eta \cdot \frac{L_{dd}}{litl}}{P_{clm} \cdot A_{bulk}} \right) \cdot \left(\frac{(A_{bulk} \cdot E_{sat} \cdot L_{eff} + V_{gst} - \lambda \cdot (V_{ds} - V_{dsat})) \cdot (V_{ds} - V_{dsat})}{E_{sat} \cdot litl} \right)$$

$$\lambda = \frac{A_{bulk} \cdot E_{sat} \cdot L_{eff} + (V_{gst})}{2 \cdot litl \cdot E_m}$$

Early Voltage, satMod = 2:

$$V_A = V_{asat} + F_{vag} \cdot U_{vds} \cdot \left(\frac{1}{V_{aclm}} + \frac{1}{V_{adibl}} \right)^{-1}$$

$$U_{vds} = 1 + \eta \cdot \frac{L_{dd}}{litl}$$

$$V_{aclm} = \frac{1}{P_{clm}} \cdot \frac{A_{bulk} \cdot E_{sat} \cdot L_{eff} + V_{gst}}{A_{bulk} \cdot E_{sat} \cdot litl} \cdot (V_{ds} - V_{dsat})$$

$$V_{adibl} = \frac{1}{\theta_{rout}} \cdot \left[(V_{gs} - V_{th}) - \left(\frac{1}{A_{bulk} \cdot V_{dsat}} + \frac{1}{V_{gst}} \right)^{-1} \right]$$

$$\theta_{rout} = P_{dibl1} \cdot \left[\exp\left(\frac{-D_{rout} \cdot L_{eff}}{2 \cdot l_t}\right) + 2 \exp\left(\frac{-D_{rout} \cdot L_{eff}}{l_t}\right) \right] + P_{dibl2}$$

$$V_{ahce} = \left[\frac{P_{scbe2}}{L_{eff}} \cdot \exp\left(\frac{-P_{scbe1} \cdot litl}{V_{ds} - V_{dsat}}\right) \right]^{-1}$$

Drain Current

$$I_{dsat} = W_{eff} \cdot v_{sat} \cdot C_{ox} \cdot (V_{gs} - V_{th} - A_{bulk} \cdot V_{dsat}) \cdot Pfactor$$

$$\text{Pfactor} = A_1 \cdot V_{\text{gst}} + A_2$$

$$I_{\text{ds}} = I_{\text{dsat}} \cdot \left(1 + \frac{V_{\text{ds}} - V_{\text{dsat}}}{V_A}\right) \cdot \left(1 + \frac{V_{\text{ds}} - V_{\text{dsat}}}{V_{\text{ahce}}}\right)$$

Subthreshold Region

Model Parameters

$$\text{Nfactor}, C_{\text{dsc}}, C_{\text{dscb}}, V_{\text{off}}, C_{\text{it}}, D_{\text{sub}}, \text{eta}_0, \text{eta}_b$$

n and DIBL:

$$n = 1 + \frac{\text{Nfactor} \cdot 1.034e-10}{X_{\text{dep}} \cdot C_{\text{ox}}} + \frac{(C_{\text{dsc}} + C_{\text{dscb}} \cdot V_{\text{bs}}) \cdot \left[\exp\left(\frac{-L_{\text{eff}}}{2 \cdot l_t}\right) + 2 \exp\left(\frac{-L_{\text{eff}}}{l_t}\right) \right] + C_{\text{it}}}{C_{\text{ox}}}$$

$$\text{DIBL} = (\text{eta}_0 + \text{eta}_b \cdot V_{\text{bs}}) \cdot \left[\exp\left(\frac{-D_{\text{sub}} \cdot L_{\text{eff}}}{2 \cdot l_{t0}}\right) + 2 \exp\left(\frac{-D_{\text{sub}} \cdot L_{\text{eff}}}{l_{t0}}\right) \right]$$

$$l_{t0} = \sqrt{3 \cdot T_{\text{ox}} \cdot X_{\text{dep0}}}$$

$$X_{\text{dep0}} = \sqrt{\frac{2 \cdot \epsilon_{\text{si}} \cdot \phi_s}{q \cdot N_{\text{peak}}}}$$

If subthMod = 0,

$$I_{\text{ds}} = g_m = g_{\text{ds}} = g_{\text{mb}} = 0$$

If subthMod = 1,

$$I_{\text{ds}} = \frac{I_{\text{limit}} \cdot I_{\text{exp}}}{I_{\text{limit}} + I_{\text{exp}}} \cdot \left[1 - \exp\left(\frac{-V_{\text{ds}}}{V_{\text{tm}}}\right) \right]$$

$$I_{\text{limit}} = \frac{9}{2} \cdot u_0 \cdot \sqrt{\frac{q \epsilon_{\text{si}} \cdot N_{\text{peak}}}{2 \cdot \phi_s}} \cdot \frac{W_{\text{eff}}}{L_{\text{eff}}} \cdot V_{\text{tm}}^2$$

$$I_{\text{exp}} = u_0 \cdot \sqrt{\frac{q \cdot \epsilon_{\text{si}} \cdot N_{\text{peak}}}{2 \cdot \phi_s}} \cdot \frac{W_{\text{eff}}}{L_{\text{eff}}} \cdot V_{\text{tm}}^2 \cdot \exp\left(\frac{V_{\text{gs}} - V_{\text{th}} - V_{\text{off}} + \text{DIBL} \cdot V_{\text{ds}}}{n \cdot V_{\text{tm}}}\right)$$

If subthMod = 2,

$$I_{\text{ds}} = u_0 \cdot \sqrt{\frac{q \cdot \epsilon_{\text{si}} \cdot N_{\text{peak}}}{2 \cdot \phi_s}} \cdot \frac{W_{\text{eff}}}{L_{\text{eff}}} \cdot V_{\text{tm}}^2 \cdot \left[1 - \exp\left(\frac{-V_{\text{ds}}}{V_{\text{tm}}}\right)\right] \cdot \exp\left(\frac{V_{\text{gs}} - V_{\text{th}} - V_{\text{off}} + \text{DIBL} \cdot V_{\text{ds}}}{n \cdot V_{\text{tm}}}\right)$$

Transition Region (for subthMod = 2 only)

Model Parameters

$$V_{\text{gshigh}}, V_{\text{gslow}}$$

$$I_{\text{ds}} = (1 - t)^2 \cdot I_{\text{dslow}} + 2 \cdot (1 - t) \cdot t \cdot I_{\text{p}} + t^2 \cdot I_{\text{dshigh}}$$

$$t = \left(\frac{V_{\text{p}} - V_{\text{gslow}}}{V_{\text{gslow}} - 2 \cdot V_{\text{p}} + V_{\text{gshigh}}}\right) \cdot \left(\sqrt{1 + \frac{(V_{\text{gslow}} - 2 \cdot V_{\text{p}} + V_{\text{gshigh}})(V_{\text{gs}} - V_{\text{th}} - V_{\text{gslow}})}{(V_{\text{p}} - V_{\text{gslow}})^2}} - 1\right)$$

$$V_{\text{p}} = \frac{(g_{\text{mhigh}} \cdot V_{\text{gshigh}} - g_{\text{mlow}} \cdot V_{\text{gslow}}) - (I_{\text{dshigh}} - I_{\text{dslow}})}{g_{\text{mhigh}} - g_{\text{mlow}}}$$

$$I_{\text{p}} = I_{\text{dslow}} + g_{\text{mlow}} \cdot (V_{\text{p}} - V_{\text{gslow}})$$

Temperature Compensation

Model Parameters

$$A_{\text{t}}, U_{\text{a1}}, U_{\text{b1}}, U_{\text{c1}}, \text{KT1}, \text{KT2}, \text{UTE}$$

$$V_{\text{th}}(\text{temp}) = V_{\text{th}}(\text{tref}) + (\text{KT1} + \text{KT2} \cdot V_{\text{bs}}) \cdot (T_{\text{ratio}} - 1)$$

$$u_0(\text{temp}) = u_0(\text{tref}) \cdot (T_{\text{ratio}})^{\text{UTE}}$$

$$V_{\text{sat}}(\text{temp}) = V_{\text{sat}}(\text{tref}) - A_{\text{t}} \cdot (T_{\text{ratio}} - 1)$$

$$U_a(\text{temp}) = U_a(\text{tref}) + U_{a1} \cdot (T_{\text{ratio}} - 1)$$

$$U_b(\text{temp}) = U_b(\text{tref}) + U_{b1} \cdot (T_{\text{ratio}} - 1)$$

$$U_c(\text{temp}) = U_c(\text{tref}) + U_{c1} \cdot (T_{\text{ratio}} - 1)$$

PMOS Model

The following is an example of a PMOS model. Note that VTH0 is negative.

```
.model pch PMOS Level=47
+ Tnom=27.0
+ Npeak= 1.5E+23 Tox=7.0E-09 Xj=1.0E-07
+ dl= 0.2E-06 dw=-0.1E-06
+ SatMod= 2 SubthMod= 2 BulkMod= 1
+ Vth0= -.8 Phi= .7 K1= .5 K2=0.03 K3= 0
+ Dvt0= 48 Dvt1= .6 Dvt2=-5e-4
+ Nlx=0 W0= 0
+ Vsat= 9E6 Ua= 1E-09 Ub= 0 Uc= -3E-02
+ Rds0= 180 Rdsw= 0 U0= 7E-03
+ A0= .87
+ Voff=-.07 NFactor= 1.5 Cit=-3E-05
+ Cdsc= 6E-02 Vglow=-.12 Vghigh= .12
+ Pclm= 77 Pdibl1= 0 Pdibl2= 2E-011
+ Drout= 0 Pscbe1= 0 Pscbe2= 1E-28
+ Eta= 0 Lit1= 4.5E-08
+ Em= 0 Ldd= 0
+ kt1=-.3 kt2=-.03
+ At= 33000
+ Ua1= 4E-09 Ub1= 7E-18 Uc1= 0
```

Levels 49 and 53 BSIM3v3 MOS Models

The BSIM3v3 MOS model from UC Berkeley is available as Avant! Level 49 and Level 53 models. Level 49 is an Hspice-enhanced version of BSIM3v3 while Level 53 maintains full compliance with the Berkeley release. This compliance includes numerically identical model equations, identical parameter default values, and identical parameter range limits. Level 49 maintains compliance with the UC Berkeley release of BSIM3v3 with the following three exceptions:

1. *Default parameter values.* Eliminate differences in default parameter values by explicit assignment of the parameters CAPMOD, XPART and by setting ACM=10.
2. *Parameter range limits.* Provides parameter range limits that are identical to that of the Berkeley release. Differences occur only in the severity of warning for five parameters. Level 49 issues a warning that the parameter range has been exceeded but continues with simulation, whereas, in the Berkeley release, a fatal error is issued and simulation is aborted. These five parameters include NGATE, DVT1W, DVT1, DSUB, DROUT. (See [Parameter Range Limits on page 10-50](#) for more details.)
3. *Improvements in numerical stability.* Provides improvements in numerical stability. In most practical situations, these improvements will not affect compliance with the Berkeley release, but will improve convergence and simulation time.

Both Levels 49 and 53 support a superset of model parameters that include Hspice-specific parameters. For Level 53, in all cases, Hspice-specific parameters default to OFF. The single exception in Level 49 is that ACM defaults to 0. Level 49 compliance with Berkeley BSIM3v3 can be achieved by setting ACM=10.

Selecting Model Versions

Recommended BSIM3v3 Version

As of the 2001.4 release (November 2001), the recommended BSIM3v3 model specification is Level=49, VERSION=3.23. This version provides the most stable and up-to-date representation of the UCB BSIM3v3.2.2 model. However, do not change the VERSION specification in existing model cards without consulting the foundry or model extraction group that created the model cards.

There are, as of the 99.2 release, five official BSIM3v3 releases from Berkeley and several Level 49 releases. (See the BSIM3 home page at <http://www-device.EECS.Berkeley.EDU/~bsim3/> for additional release information from the UCB group.) To minimize confusion and maintain back compatibility, you can select the model parameters VERSION and HSPVER. VERSION selects the Berkeley release version and HSPVER selects the release version. For example, HSPVER=97.2 and VERSION=3.1 reproduce results from Hspice 97.2 using the BSIM3 Version 3.1 model.

HSPVER defaults to the current release being executed. The model parameter, VERSION, selects among the various Berkeley releases of BSIM3v3 as follows:

- **Version 3.0 Berkeley release (October 30, 1995) default for HSPICE96.1,96.2,96.3.** This version is invoked when VERSION=3.0 and HSPVER= 98.0 are specified. To invoke the Avant! model version that most accurately represents the Berkeley release of October 1995, specify the parameters VERSION=3.0 and HSPVER=98.0
- **Version 3.1 Berkeley (December 9, 1997) default for HSPICE97.1,97.2, 97.4.** This version is invoked when VERSION=3.1 or 3.11 and HSPVER= 98.0 are specified. To invoke the Avant! model version that most accurately represents the Berkeley release of December, 1996 specify the parameters VERSION=3.1 or 3.11 and HSPVER = 98.0.
- **Berkeley Version 3.0, 3.1 bug fixes.** Berkeley corrected several Version 3.0 and 3.1 bugs in the June, 1998 release. These bug fixes are incorporated into Hspice98.2 and are represented when VERSION=3.0 and VERSION=3.1 are specified respectively with HSPVER=98.2. As a result of bug fixes, some differences between Version 3.0/3.1 in Hspice98.2 and previous Version 3.0/3.1 releases are expected. Notably, differences occur when perimeter factors PD,PS less than Weff are specified (PD,PS < Weff are no longer clamped to Weff in Version 3.1) and when DLC and LINT are not identical (LeffCV calculation bug in Versions3.0, 3.1).

You can find a complete list of bug fixes at the BSIM3 web site:

<http://www-device.eecs.berkeley.edu/~bsim3>

Note: Version 3.11 was introduced in Hspice97.4. This version represented Berkeley Version 3.1 (Dec., 1996) with Hspice bug fixes. Back compatibility will be maintained for this model. Starting with Hspice98.2, Version 3.1 and 3.11 will be identical and represent Version 3.1 with Berkeley June, 1998 bug fixes.

- **Version 3.2 Berkeley release (June 16, 1998).** This version is invoked when VERSION=3.2 and HSPVER=98.2 are specified.
 - **Version 3.2.1 Berkeley release (April 20, 1999).** This version is invoked when VERSION=3.21 and HSPVER=99.2 are specified.
 - **Version 3.2.2 Berkeley release (April 20, 1999).** This version is invoked when VERSION=3.22 and HSPVER=99.2 are specified.
 - For the latest HSPICE improvements, use VERSION=3.23 and HSPVER=01.4.
-

Note: Versions 3.2.1 and 3.2.2 are identical except BSIM3v3.2.1 uses a bias-dependent Vfb and BSIM3v3.2.2 uses a bias-independent Vfb for the capacitance models capMod = 1 and 2. Version 3.23 provides various model fixes compared to Version 3.22.

The table below summarizes the parameter settings required to match Berkeley releases:

Berkeley Release	VERSION	HSPVER
Version 3.0 (October 1995)	3.0	98.0
Version 3.0 with June 1998 bug fixes	3.0	98.2
Version 3.1 (December 1996)	3.1	98.0
Version 3.1 with June 1998 bug fixes	3.1	98.2
Version 3.2 (June 16,1998)	3.2	98.2

Berkeley Release	VERSION	HSPVER
Version 3.2.1 (April 20, 1999)	3.21	99.2
Version 3.2.2 (April 20, 1999)	3.22 3.23	99.2 01.4

Version 3.2 Features

In June, 1998 Berkeley released BSIM3 Version 3.2, which contains many new features. These features are summarized below.

- A new intrinsic capacitance model, CAPMOD=3, includes finite charge layer thickness effects; CAPMOD now defaults to 3 (new parameters: CAPMOD=3, ACDE, MOIN)
- Improved modeling of C-V characteristics at the weak-to-strong inversion transition (new parameters: NOFF, VOFFCV)
- Vth dependence on Tox (new parameter: TOXM)
- Flatband voltage parameter more accurately models different gate materials (new parameter: VFB)
- Improved substrate current scalability with channel length, (new parameter: APLHA1)
- Restructured nonquasi-static (NQS) model includes pole-zero analysis and bug fixes. Note that NQSMOD is now a BSIM3 element parameter. Hspice supports only the model parameter, not the element parameter.
- Junction diode model temperature dependence, (new parameters: TCJ, TCJSW, TCJSWG, TPB, TPBSW, TPBSWG)
- Adjustable current limiting in the junction diode current model (new parameter: IJTH)
- Option of using C-V inversion charge equations of CAPMOD=0,1,2,3 to calculate the thermal noise when NOIMOD=2 or 4
- Elimination of small negative capacitance values (Cgs, Cgd) in the accumulation-depletion regions
- A separate set of length/width dependence parameters for the CV model (New parameters: LLC, LWC, LWLC, WLC, WWC, WWLC)
- Additional parameter checking
- Bug fixes

Note: If all new Version 3.2 parameters are defaulted, Version 3.2 and Version 3.1 (with June, 1998 bug fixes) will give identical DC results. However, transient and AC results will differ, in general. This discrepancy arises only from differences in flatband voltage calculations used in the intrinsic charge/capacitance models. These differences occur in all CAPMOD models 1-3.

- ❑ HSPVER < 98.0 is reset to 98.0 for Level 53.
- ❑ HSPVER < 98.2 will be reset to 98.2 when VERSION >=3.2 for Levels 49 and 53.
- ❑ Version 3.0, 3.1, and 3.11 in Hspice do not support NQSMOD and CAPMOD=3. These are supported only by Version 3.2.

You can obtain additional information about the Berkeley releases from the BSIM3 web site:

<http://www-device.eecs.berkeley.edu/~bsim3>

Nonquasi-Static (NQS) Model

The Berkeley NonQuasi-Static (NQS) model is also available (as of the 98.2 release) for Levels 49 and 53. This model provides a first-order correction to the quasi-static charge models. See *M. Chan, K.-Y. Hui, C. Hu, and P.-K. Ko, IEEE Trans. Electron Devices, vol. ED-45, pp.834-841, 1998*. The Avant! True--Hspice model supports only the model parameter implementation.

To invoke the NQS model, specify the parameter NQSMOD=1 in the model card. NQSMOD can be used with any of the CAPMOD Levels (0-3) but is restricted to use with Version 3.2. NQS is not supported in Version 3.0 and 3.1. In future releases, the NQS will be supported in Versions 3.0, 3.1.

Enhancements

Hspice Junction Diode Model and Area Calculation Method (ACM)

There are two junction diode models that can be used with both Levels 49 and 53: the Hspice junction model and the Berkeley junction model. The Hspice

junction model is invoked by specifying the model parameter value $ACM=0,1,2$, or 3. The Berkeley junction model is invoked by specifying $ACM=10,11,12$, or 13. The default ACM value is 0 and 10 for Levels 49 and 53 respectively. The junction current, junction capacitance, and parasitic resistance equations corresponding to $ACM=0,1,2,3$ can be found in [‘Selecting MOSFET Diode Models’ on page 8-27](#).

The effect of setting $ACM=10,11,12$, or 13 is to enable the Berkeley junction diodes and to add parasitic resistors to the MOSFET. The parasitic resistor equations for $ACM=10-13$ correspond to the $ACM=0-3$ parasitic resistor equations respectively. $ACM=10-13$ all use the Berkeley junction capacitance model equations:

```
(Bulk-source capacitance)
if (Ps > Weff)
    Cbs = AS * Cjbs + (PS - Weff) * Cjbssw + Weff *
    Cjbsswg
else
    Cbs = AS * Cjbs + PS * Cjbsswg
```

Area and perimeter factors AS , PS default to 0 if not specified on the element line.

```
if (Vbs < 0)
    Cjbs = Cj * (1 - (Vbs/Pb))-Mj
    Cjbssw = Cjsw * (1 - (Vbs/Pbsw))-Mjsw
    Cjbsswg = Cjswg * (1 - (Vbs/Pbswg))-Mjswg
else
    Cjbs = Cj * (1 + Mj * (Vbs/Pb))
    Cjbssw = Cjsw * (1 + Mjsw * (Vbs/Pbsw))
    Cjbsswg = Cjswg * (1 + Mjswg * (Vbs/Pbswg))
```

Bulk-drain equations are analogous. The Hspice equations for AS, PS, AD, PD are not used with $ACM=10,11,12,13$ and, in accordance with the BSIM3v3 model, the default values for these area and perimeter factors are zero. However, you can invoke the Hspice calculations for AS, PS, AD, PD by specifying the model parameter $CALCACM=1$.

Note: CALCACM is invoked only when used with ACM=12. The calculations used in ACM=10, 11, 13 are not consistent with the Berkeley diode calculations.

With CALCACM = 1 and ACM = 12 the following area and perimeter calculations are invoked:

if AD is not specified on the element line:

$$AD = 2 * HDIFeff * Weff$$

else:

$$AD = AD * WMLT^2$$

if AS is not specified on the element line:

$$AS = 2 * HDIFeff * Weff$$

else:

$$AS = AS * WMLT^2$$

if PS is not specified on the element line:

$$PS = 4 * HDIFeff + 2 * Weff$$

else:

$$PS = PS * WMLT$$

if PD is not specified on the element line:

$$PD = 4 * HDIFeff + 2 * Weff$$

else:

$$PD = PD * WMLT$$

Note: Weff is not the same Weff used in the BSIM3v3, and Levels 49 and 53 I-V, C-V model equations!

In the preceding equations the following simple form is used.

$$Weff = W * WMLT + XW$$

where:

$$HDIF_{eff} = HDIF * WMLT$$

W	is the width specified on the element line
HDIF	is a heavy diffusion length specified in the model card
WMLT	is a shrink factor specified in the model card
XW	is an etch/mask effect factor specified in the model card

Note: SCALM, SCALE, and M factor effects have been ignored in these equations. See [MOSFET Diode Models on page 8-27](#) (ACM=2) for further details.

Parameter Differences

There are some differences in parameter names between the Avant! model and the Berkeley junction models. The Avant! models (ACM=0-3) do not recognize the following BSIM3v3 parameters:

- NJ (ignored, instead use N)
- CJSWG (ignored, instead use CJGATE)
- MJSWG (ignored, there is no equivalent HSPICE parameter, the gate sidewall grading coefficient will be set = MJSW)
- PBSW (ignored, instead use PHP)
- PBSWG (ignored, there is no equivalent HSPICE parameter, the gate sidewall contact potential will be set = PHP)

The Berkeley model (ACM=10,11,12,13) will not recognize the following parameters:

- CJGATE (ignored, instead use CJSWG)
- PHP (ignored, instead use PBSW)

Noise Model

The Hspice-specific parameter NLEV overrides the BSIM3v3 parameter NOIMOD. Specifying NLEV will invoke the Hspice noise model. See [Noise Models on page 8-102](#) for further information. If NLEV is not specified, the Berkeley noise equations are invoked.

Performance Improvements

The performance of Levels 49 and 53 has been improved by reducing model equation complexity, replacing some calculations with spline functions, and compiler optimization. For Level 49, the result is a reduction in simulation time of up to 40% compared to releases prior to 97.4 while maintaining accuracy to 5 digits or better. The use of spline functions can be enabled by setting the model parameter to SFVTFLAG=1 in the model card. SFVTFLAG=0, the default value, disables the spline functions. For Level 53, all BSIM3v3 non-compliant features default to off. There is a significant reduction in simulation time compared to pre-97.4 releases remains.

Reduced Parameter Set BSIM3v3 Model (BSIM3-lite)

Setting the Level 49 model parameter LITE=1 invokes the BSIM3v3-lite model. This is a BSIM3v3 reduced parameter set model Use it with model binning. Without binning, to account for geometry effects, the full BSIM3v3 model specifies many model parameters. However, it is often difficult to extract a “global” BSIM3v3 model that is accurate over the entire geometry range. To improve accuracy over a range of geometries, you can bin the model parameters. That is, the entire length-width geometry range is divided into rectangular regions or bins. A different set of parameters is extracted for each bin. The Hspice built-in bilinear parameter interpolation scheme maintains continuity (over length-width) at the boundaries between bins. Since many BSIM3 model parameters account for MOSFET geometry effects, these geometry-effect parameters are redundant and can be eliminated when binning is used.

The BSIM3-lite model parameter set was created in response to the question: What BSIM3 parameters should be excluded when using a binned model? The BSIM3-lite model is invoked by specifying the model parameter LITE=1 in the model card. Simulation checks the model card to determine if it conforms to the BSIM3-lite parameter set. BSIM3-lite takes advantage of the smaller number of calculations and will reduce simulation times by up to 10% compared to the full parameter set BSIM3 model. LITE=1 is supported only by Level 49.

The following table lists model parameters (total 49) that are excluded from the BSIM3-lite model. All parameters in this list should either be excluded from the model card or explicitly set to the default value specified in the list. In some cases, as noted, the BSIM3-lite default value differs from the standard BSIM3v3 default value. Also, exclusion of WR,ALPHA0, CIT is only recommended but not required in the BSIM3-lite model card.

Table 10-1: Parameters Excluded from BSIM3-Lite Model (Sheet 1 of 3)

Parameter	Comments
mobmod	Recommended default or set = 1
nqsmod	Recommended default or set = 0
tox	default = tox
ll	default = 0
lln	default = 1
lw	default = 0
lwn	default = 1
lwl	default = 0
wl	default = 0
wln	default = 1
ww	default = 0
wwn	default = 1
wwl	default = 0
dwg	default = 0
dwb	default = 0
llc	default = 0
lwc	default = 0

Table 10-1: Parameters Excluded from BSIM3-Lite Model (Sheet 2 of 3)

Parameter	Comments
lwlc	default = 0
wlc	default = 0
wwc	default = 0
wwlc	default = 0
b0	default = 0
b1	default = 0
vbv	do not define
vbm	do not define
xt	do not define
nsub	do not define
nlx	default = 0, std default=1.74e-7
gamma1	do not define
gamma2	do not define
ngate	Recommended default or set = 0
k3	default = 0, std default=80
k3b	default = 0
w0	no effect
dvt0	default = 0, std default=2.2
dvt1	default = 0, std default=0.53
dvt2	default = 0, std default=-0.032
dvt0w	default = 0

Table 10-1: Parameters Excluded from BSIM3-Lite Model (Sheet 3 of 3)

Parameter	Comments
dvt1w	default = 0, std default=5.3e6
dvt2w	default = 0, std default=-0.032
dsub	default = 0
prwg	default = 0
prwb	default = 0
wr	Recommended default or set = 1
dROUT	default = 0, std default=0.56
pdiblc1	default = 0, std default=0.39
cit	Recommended default or set = 0
alpha0	Recommended default or set = 0 for Version 3.2
kt11	default = 0

Parameter Binning

Parameter binning is supported in the Berkeley BSIM3v3 release through the specification of LWP parameters. That is, a subset of model parameters can be bilinearly interpolated over $1/L_{eff}$ and $1/W_{eff}$ by specifying four terms: the parameter X_0 , a length term X_l , a width term X_w , and a product term X_p . The parameter value at a given L, W is then interpolated as:

$$X = X_0 + X_l/L_{eff} + X_w/W_{eff} + X_p/L_{eff}/W_{eff}$$

See ‘[Model Parameter Range Limit](#)’ on page 10-51 to determine whether a parameter can be binned. Simulation adds the LMIN, LMAX, WMIN, WMAX and LREF, WREF parameters to allow multiple cell binning. LMIN, LMAX, WMIN, WMAX define the cell boundary. LREF, WREF are offset values that provide a convenient interpolation scheme. LREF, WREF offsets are used when both values are defined and the model parameter BINFLAG >0.9 is specified.

The parameter value at a given L,W is then interpolated as:

$$X = X_o + X_l \cdot (1/L_{eff} - 1/L_{REF}) + X_w \cdot (1/W_{eff} - 1/W_{REF}) + X_p / (1/L_{eff} - 1/L_{REF}) / (1/W_{eff} - 1/W_{REF})$$

The units for the lwp geometry parameters can be selected to be in microns by setting the model parameter BINUNIT = 1. For other choices of BINUNIT, the lengths are in units of meters. The Hspice XL, XLREF, XW, and XWREF parameters are handled in a manner consistent with other Hspice models, and they produce shifts in parameter values without disrupting the continuity across bin boundaries.

Charge Models

In the December, 1996 release of BSIM3v3, Berkeley offers the BSIM1 capacitance model as CAPMOD=0. This is replaced with a modified BSIM1 capacitance model based on the Hspice CAPOP=13 model in Level 49. Level 53 uses the Berkeley BSIM1 capacitance model for CAPMOD=0. The following table lists CAPMOD defaults for the Berkeley BSIM3v3 model and for Levels 49 and 53.

Version	BSIM3v3	Level 49	Level 53
3.0	1	1	1
3.1	2	0	2
3.2	3	3	3

Hspice VFBFLAG

The capacitance model CAPMOD=0 normally calculates the threshold voltage as $V_{th} = v_{fbc} + \phi + k_1 \cdot \sqrt{\phi - v_{bs}}$, where v_{fbc} is the model parameter VFBCV. This has the effect of eliminating any dependence on the parameter VTH0. To allow capacitance dependence on VTH0, set the model parameter VFBFLAG=1. The capacitance model CAPMOD=0 will calculate the threshold voltage as $V_{th} = v_{th0} + k_1 \cdot \sqrt{\phi - v_{bs}} - k_1 \cdot \sqrt{\phi}$. The VFBFLAG default value is 0.

Printback

Printback of all model parameters with units is now enabled. The printback also indicates whether Berkeley or Avant! model junction diodes and noise models are invoked and which parameters are not used (for example, CJGATE is not used when ACM=0-3).

Using BSIM3v3

The following are points to note when using BSIM3v3 with one of the Avant! in-circuit simulators:

1. Use either the Level 49 or Level 53 model. Level 53 fully complies with the Berkeley BSIM3v3 release. However, in most cases Level 49, in comparison to Level 53, gives identical results, run as fast or faster, shows better convergence, and allows a wider range of parameter specifications.
2. Explicitly set all Berkeley-specific BSIM3 model parameters in the model card. This will minimize problems resulting from version changes and compatibility with other simulators. Explicitly setting all lwp binning parameters is not necessary.
3. To obtain matching results with simulations from previous Hspice versions use the model parameter HSPVER=YY.N, e.g., HSPVER=97.4. Do not use the full year specification (e.g., do not use 1997.4). Patch version numbers are implemented as HSPVER=YY.NN (for example, HSPVER=98.21 for Hspice release 98.2.1).
4. Levels 49 and 53 support the model parameter name TNOM as an alias for TREF. The conventional terminology in Hspice is TREF, which is supported as a model parameter in all Avant! model MOS levels. The alternative name TNOM is supported in both Levels 49 and 53, for compatibility with SPICE3.

The default room temperature is 25°C in this model, but is 27°C in SPICE3. If the BSIM3 model parameters are specified at 27°C, TNOM=27 should be added to the model, so that the model parameters are interpreted correctly. It is a matter of choice whether or not to set the nominal simulation temperature to 27, by adding .OPTION TNOM=27 to the netlist. Add this option when testing the Avant! model versus SPICE3.

DELVTO and DTEMP on the element line can be used with Levels 49 and 53. The conversion of temperature setup between the Avant! model and SPICE3 is as follows:

```
SPICE3:      .OPTIONS TEMP=125
              .MODEL NCH NMOS Level=8
              + TNOM =27 ...

Avant! True-Hspice:.TEMP 125
              .MODEL NCH NMOS Level=49
              + TNOM =27 ...
```

5. To automatically calculate drain, source area, and perimeter factors with the Berkeley junction diode models, use ACM=12 with CALCACM=1. Normally, ACM=10-13 defaults area and perimeter factors to 0. To override this for ACM=12, specify CALCACM=1. Define the Hspice-specific parameter (HDIF) in the model card. If you do not want to have parasitic Rs and Rd in addition to the BSIM3v3 internal Rsd, then make sure that the Hspice-specific parameters (RSH, RSC, RDC,RS, RD) are either not specified (default is 0) or explicitly set to 0.
6. Simulation and analysis will either warn or abort with a fatal error when certain model parameter values are out of a normal range. To view all the warnings, the .OPTION WARNLIMIT value may have to be increased (default=1). To turn full parameter range checking, set the model parameter PARAMCHK=1 (default is 0). With PARAMCHK=0 a smaller set of parameters is checked. (See [‘Model Parameter Range Limit’ on page 10-51](#) for more details regarding parameter limits.) Use the model parameter APWARN=1 (default=0) to turn off PS,PD < Weff warnings.
7. NQSMOD can only be used with Version 3.2 and can only be specified in the model card.

Level 49, 53 Model Parameters

The following tables describe all Level 49 and Level 53 model parameters including:

- parameter name
- units
- default value
- whether the parameter can be binned
- a description

These tables are a superset of the BSIM3v3 model parameter set, and include Hspice-specific parameters. These Hspice-specific parameters are noted in the description column, and always default (for Level 53) to maintain compliance with the BSIM3v3 standard. These parameters also apply to Level 49 with the following exceptions: ACM default value = 0, XPART default value = 1, CAPMOD default value = 0.

Model Flags

Name	Unit	Default	Bin	Description
VERSION	-	3.2	No	Selects from BSIM3 Versions 3.0, 3.1, 3.2. Warning is issued if not explicitly set.
HSPVER	-	98.2	No	Selects from Hspice Versions: 98.2, 97.4, 97.2, 96.4, 96.3, 96.1
PARAMCHK	-	0	No	PARAMCHK=1 will check model parameters for range compliance
APWARN	-	0	No	When >0 turns off warning message for PS,PD < Weff (Hspice specific)
BINFLAG	-	0	No	Uses wref, lref when set >0.9 (Hspice specific)
MOBMOD	-	1	No	Mobility model selector
CAPMOD	-	3	No	Selects from charge models 0,1,2,3 Level 49 CAPMOD defaults to 0.
CAPOP	-	-	No	Obsolete for Levels 49, 53. Ignored by Hspice (Hspice specific) in all versions.
NOIMOD	-	1	No	Berkeley noise model flag

Name	Unit	Default	Bin	Description
NLEV	-	-(off)	No	The noise model flag (non-zero overrides NOIMOD) (Hspice specific). See Noise Models on page 8-102 for more information.
NQSMOD	-	0 (off)	No	NQS Model flag
SFVTFLAG	-	0 (off)	No	Spline function for Vth (Hspice specific)
VFBFLAG	-	0 (off)	No	VFB selector for CAPMOD=0 (Hspice specific)

Basic Model Parameters

Name	Unit	Default	Bin	Description
VGSLIM	V	0	No	Asymptotic Vgs value, Min value is 5V. 0-value indicates an asymptote of infinity. (Hspice and Level 49 specific)
TOX	m	150e-10	No	Gate oxide thickness
XJ	m	0.15e-6	Yes	Junction depth
NGATE	cm ⁻³	0	Yes	Poly gate doping concentration
VTH0 (VTHO)	V	0.7 NMOS -0.7 PMOS	Yes	Threshold voltage of long channel device at $V_{bs} = 0$ and small V_{ds}
NSUB	cm ⁻³	6.0e16	Yes	Substrate doping concentration

Name	Unit	Default	Bin	Description
NCH	cm ⁻³ See Note6	1.7e17	Yes	Peak doping concentration near interface
NLX	m	1.74e-7	Yes	Lateral nonuniform doping along channel
K1	V ^{1/2}	0.50	Yes	First-order body effect coefficient
K2	-	-0.0186	Yes	Second-order body effect coefficient
K3	-	80.0	Yes	Narrow width effect coefficient
K3B	1/V	0	Yes	Body width coefficient of narrow width effect
W0	m	2.5e-6	Yes	Narrow width effect coefficient
DVT0W	1/m	0	Yes	Narrow width coefficient 0, for V _{th} , at small L
DVT1W	1/m	5.3e6	Yes	Narrow width coefficient 1, for V _{th} , at small L
DVT2W	1/V	-0.032	Yes	Narrow width coefficient 2, for V _{th} , at small L
DVT0	-	2.2	Yes	Short channel effect coefficient 0, for V _{th}
DVT1	-	0.53	Yes	Short channel effect coefficient 1, for V _{th}
DVT2	1/V	-0.032	Yes	Short channel effect coefficient 2, for V _{th}
ETA0	-	0.08	Yes	Subthreshold region DIBL (drain induced barrier lowering) coefficient

Name	Unit	Default	Bin	Description
ETAB	1/V	-0.07	Yes	Subthreshold region DIBL coefficient
DSUB	-	DROUT	Yes	DIBL coefficient exponent in subthreshold region
VBM	V	-3.0	Yes	Maximum substrate bias, for V_{th} calculation
U0	$\text{cm}^2/\text{V}/\text{sec}$	670 nmos 250 pmos	Yes	Low field mobility at $T = T_{REF} = T_{NOM}$
UA	m/V	2.25e-9	Yes	First-order mobility degradation coefficient
UB	m^2/V^2	5.87e-19	Yes	Second-order mobility degradation coefficient
UC	1/V	-4.65e-11 or -0.0465	Yes	Body bias sensitivity coefficient of mobility -4.65e-11 for MOBMOD=1,2 or, -0.0465 for MOBMOD = 3
A0	-	1.0	Yes	Bulk charge effect coefficient for channel length
AGS	1/V	0.0	Yes	Gate bias coefficient of A_{bulk}
B0	m	0.0	Yes	Bulk charge effect coefficient for channel width
B1	m	0.0	Yes	Bulk charge effect width offset
KETA	1/V	-0.047	Yes	Body-bias coefficient of bulk charge effect

Name	Unit	Default	Bin	Description
VOFF	V	-0.08	Yes	Offset voltage in subthreshold region
VSAT	m/sec	8e4	Yes	Saturation velocity of carrier at $T = T_{REF} = T_{NOM}$
A1	1/V	0	Yes	First nonsaturation factor
A2	-	1.0	Yes	Second nonsaturation factor
RDSW	ohm · μm	0.0	Yes	Parasitic source drain resistance per unit width
PRWG	1/V	0	Yes	Gate bias effect coefficient of RDSW
PRWB	$1/V^{1/2}$	0	Yes	Body effect coefficient of RDSW
WR	-	1.0	Yes	Width offset from Weff for Rds calculation
NFACTOR	-	1.0	Yes	Subthreshold region swing
CIT	F/m ²	0.0	Yes	Interface state capacitance
CDSC	F/m ²	2.4e-4	Yes	Drain/source and channel coupling capacitance
CDSCD	F/Vm ²	0	Yes	Drain bias sensitivity of CDSC
CDSCB	F/Vm ²	0	Yes	Body coefficient for CDSC
PCLM	-	1.3	Yes	Coefficient of channel length modulation values ≤ 0 will result in an error message and program exit.

Name	Unit	Default	Bin	Description
PDIBLC1	-	0.39	Yes	DIBL (drain induced barrier lowering) effect coefficient 1
PDIBLC2	-	0.0086	Yes	DIBL effect coefficient 2
PDIBLCB	1/V	0	Yes	Body effect coefficient of DIBL effect coefficients
DROUT	-	0.56	Yes	Length dependence coefficient of the DIBL correction parameter in R_{out}
PSCBE1	V/m	4.24e8	Yes	substrate current induced body effect exponent 1
PSCBE2	V/m	1.0e-5	Yes	Substrate current induced body effect coefficient 2
PVAG	-	0	Yes	Gate dependence of Early voltage
DELTA	V	0.01	Yes	Effective V_{ds} parameter
ALPHA0	m/V	0	Yes	First parameter of impact ionization current
BETA0	V	30	Yes	Second parameter of impact ionization current
RSH	0.0	ohm/ square	No	Source/drain sheet resistance in ohm per square

AC and Capacitance Parameters

Name	Unit	Default	Bin	Description
XPART	-	0	No	Charge partitioning rate flag (default deviates from BSIM3V3=0) Level 49 XPART defaults to 1
CGSO	F/m	p1 (see Note1)	No	Non-LDD region source-gate overlap capacitance per unit channel length
CGDO	F/m	p2 (see Note2)	No	Non-LDD region source-gate overlap capacitance per unit channel length
CGBO	F/m	0	No	Gate-bulk overlap capacitance per unit channel length
CGS1	F/m	0.0	Yes	Lightly doped source-gate overlap region capacitance
CGD1	F/m	0.0	Yes	Lightly doped drain-gate overlap region capacitance
CKAPPA	F/m	0.6	Yes	Coefficient for lightly doped region overlap capacitance fringing field capacitance
CF	F/m	(see Note3)	Yes	Fringing field capacitance
CLC	m	0.1e-6	Yes	Constant term for the short channel model
CLE	-	0.6	Yes	Exponential term for the short channel model
VFBCV	V	-1.0	Yes	Flat band voltage used only in CAPMOD=0 C-V calculations

Length and Width Parameters

Name	Unit	Default	Bin	Description
WINT	m	0.0	No	Width offset fitting parameter from I-V without bias
WLN	-	1.0	No	Power of length dependence of width offset
WW	m^{WWN}	0.0	No	Coefficient of width dependence for width offset
WWN	-	1.0	No	Power of width depends on width offset.
WWL	$m^{WWN} * m^{WLN}$	0.0	No	Coefficient of length and width cross term for width offset
DWG	m/V	0.0	Yes	Coefficient of Weff's gate dependence
DWB	$m/V^{1/2}$	0.0	Yes	Coefficient of Weff's substrate body bias dependence
LINT	m	0.0	No	Length offset fitting parameter from I-V without bias
LL	m^{LLN}	0.0	No	Coefficient of length dependence for length offset
LLN	-	1.0	No	Power of length dependence of length offset
LW	m^{LWN}	0.0	No	Coefficient of width dependence for length offset
LWN	-	1.0	No	Power of width dependence of length offset

Name	Unit	Default	Bin	Description
LWL	$m^{LWN} * m^{LLN}$	0.0	No	Coefficient of length and width cross term for length offset
DLC	m	LINT	No	Length offset fitting parameter from CV
DWC	m	WINT	No	Width offset fitting parameter from CV

Temperature Parameters

Name	Unit	Default	Bin	Description
KT1	V	-0.11	Yes	Temperature coefficient for Vth
KT1L	m-V	0.0	Yes	Temperature coefficient for channel length dependence of Vth
KT2	-	0.022	Yes	Body bias coefficient of Vth temperature effect
UTE	-	-1.5	Yes	Mobility temperature exponent
UA1	m/V	4.31e-9	Yes	Temperature coefficient for UA
UB1	$(m/V)^2$	-7.61e-18	Yes	Temperature coefficient for UB
UC1	m/V^2	-5.69e-11	Yes	Temperature coefficient for UC
AT	m/sec	3.3e4	Yes	Temperature coefficient for saturation velocity
PRT	ohm-um	0	Yes	Temperature coefficient for RDSW
XTI	-	3.0	No	Junction current temperature exponent

Bin Description Parameters

Name	Unit	Default	Bin	Description
LMIN	m	0.0	No	Maximum channel length
LMAX	m	1.0	No	Maximum channel length
WMIN	m	0.0	No	Minimum channel width
WMAX	m	1.0	No	Maximum channel width
BINUNIT				Assumes weff, leff, wref, lref units are in microns when BINUNIT=1 or meters otherwise

Process Parameters

Name	Unit	Default	Bin	Description
GAMMA1	$V^{1/2}$	see Note 8	Yes	Body effect coefficient near the surface
GAMMA2	$V^{1/2}$	see Note 9	Yes	Body effect coefficient in the bulk
VBX	V	see Note 10	Yes	VBX at which the depletion region width equals XT
XT	m	1.55e-7	Yes	Doping depth

Noise Parameters

Name	Unit	Default	Bin	Description
NIOA	-	1.0e20 nmos 9.9e18 pmos	No	Body effect coefficient near the surface

Name	Unit	Default	Bin	Description
NOIB	-	5.0e4 nmos 2.4e3 pmos	No	Body effect coefficient in the bulk
NOIC	-	-1.4e-12 nmos 1.4e-12 pmos	No	VBX at which the depletion region width equals XT
EM	V/ m	$4.1e^7$	No	Flicker noise parameter
AF	-	1.0	No	Flicker noise exponent
KF	-	0.0	No	Flicker noise coefficient
EF	-	1.0	No	Flicker noise frequency exponent

Note: See also [Noise Models on page 8-102](#), for Hspice noise model usage (Hspice parameter NLEV overrides Berkeley NOIMOD).

Junction Parameters

Name	Unit	Default	Bin	Description
ACM	-	10	No	Area calculation method selector (Hspice specific) <ul style="list-style-type: none"> ■ ACM=0-3 uses Hspice junction models ■ ACM=10-13 uses Berkeley junction models ■ Level 49 ACM defaults to 0
JS	A/m ²	0.0	No	Bulk junction saturation current. (Default deviates from BSIM3v3 = $1.0e^{-4}$)

Name	Unit	Default	Bin	Description
JSW	A/m	0.0	No	Sidewall bulk junction saturation current
NJ	-	1	No	Emission coefficient (used only with Berkeley junction model: ACM=10-13)
N	-	1	No	Emission coefficient (Hspice-specific), (used only with the Hspice junction model, i.e., ACM=0-3)
CJ	F/m ²	5.79e ⁻⁴	No	Zero-bias bulk junction capacitance (Default deviates from BSIM3v3 = 5.0e ⁻⁴)
CJSW	F/m	0.0	No	Zero-bias sidewall bulk junction capacitance (Default deviates from BSIM3v3 = 5.0e ⁻¹⁰)
CJSWG	F/m	CJSW	No	Zero-bias gate-edge sidewall bulk junction capacitance (only used with Berkeley junction model, i.e., ACM=10-13)
CJGATE	F/m	CJSW	No	Zero-bias gate-edge sidewall bulk junction capacitance (Hspice-specific) (used only with ACM=3)
PB, PHIB	V	1.0	No	Bulk junction contact potential
PBSW	V	1.0	No	Sidewall bulk junction contact potential
PHP	V	1.0	No	Sidewall bulk junction contact potential (Hspice-specific) (used only with Hspice junction model: ACM=0-3)

Name	Unit	Default	Bin	Description
PBSWG	V	PBSW	No	<p>Gate-edge sidewall bulk junction contact potential (only used with Berkeley junction model, i.e., ACM=10-13).</p> <hr/> <p>Note: There is no equivalent Hspice parameter.</p> <hr/> <p>Gate-edge contact potential is always set to PHP for Hspice junction model.</p>
MJ	-	0.5	No	Bulk junction grading coefficient
MJSW	-	0.33	No	Sidewall bulk junction grading coefficient
MJSWG	-	MJSW	No	<p>Gate-edge sidewall bulk junction grading coefficient (only used with Berkeley junction model: ACM=10-13)</p> <hr/> <p>Note: There is no equivalent Hspice parameter.</p> <hr/> <p>Gate-edge grading coefficient is always set to MJSW for Hspice junction model.</p>

Note: See [MOSFET Diode Models on page 8-27](#) for Hspice junction diode model usage.

NonQuasi-Static (NQS) Parameters

Name	Unit	Default	Bin	Description
ELM	-	5.0	Yes	Elmore constant

Version 3.2 Parameters

Name	Unit	Default	Bin	Description
TOXM	m	TOX	No	Reference gate oxide thickness
VFB	V	See Note 11	Yes	DC flatband voltage
NOFF	-	1.0	Yes	I-V parameter for weak to strong inversion transition
VOFFCV	-	0.0	Yes	C-V parameter for weak to strong inversion transition
JTH	A	0.1	No	Diode limiting current
ALPHA1	V ⁻¹	0.0	Yes	Substrate current parameter
ACDE	m/V	1.0	Yes	Exponential coefficient for charge thickness in the accumulation and depletion regions
MOIN	m/V	15.0	Yes	Coefficient for gate-bias dependent surface potential
TPB	V/K	0.0	No	Temperature coefficient of PB
TPBSW	V/K	0.0	No	Temperature coefficient of PBSW
TPBSWG	V/K	0.0	No	Temperature coefficient of PBSWG
TCJ	V/K	0.0	No	Temperature coefficient of CJ

Name	Unit	Default	Bin	Description
TCJSW	V/K	0.0	No	Temperature coefficient of CJSW
TCJSWG	V/K	0.0	No	Temperature coefficient of CJSWG
LLC	m^{lln}	LL	No	Coefficient of length dependence for C-V channel length offset
LWC	m^{lwn}	LW	No	Coefficient of width dependence for C-V channel length offset
LWLC	m^{lln+1}_{wn}	LWL	No	Coefficient of length and width for C-V channel length offset
WLC	m^{wln}	WL	No	Coefficient of length dependence for C-V channel width offset
WWC	m^{wwn}	WW	No	Coefficient of width dependence for C-V channel width offset
WWLC	m^{wln+}_{wwn}	WWL	No	Coefficient of length and width cross terms for C-V channel width offset

Notes:

1. If C_{gso} is not given, it is calculated as follows:
If (dlc is given and is greater than 0.0), then,

$$cgso = p1 = \max(0, dlc * cox - cgs1)$$
Otherwise, $cgso = 0.6 * xj * cox$
2. If C_{gdo} is not given, it is calculated as follows:
if (dlc is given and is greater than 0.0), then,

$$cgdo = p2 = \max(0, dlc * cox - cgdl)$$
Otherwise $cgdo = 0.6 * xj * cox$

3. If C_f is not given, it is calculated using:

$$C_f = \frac{2\epsilon_{ox}}{\pi} \log \left(1 + \frac{4 \times 10^{-7}}{T_{ox}} \right)$$

4. If V_{th0} is not specified in the .MODEL statement, it is calculated with $V_{fb} = -1$, using:

$$V_{th0} = V_{fb} + \phi_s + K_1 \sqrt{\phi_s}$$

5. If K_1 and K_2 are not given, they are calculated using:

$$K_1 = GAMMA_2 + 2K_2 \sqrt{\phi_s - V_{bs}}$$

$$K_2 = \frac{(GAMMA_2 - GAMMA_1)(\sqrt{\phi_s - V_{bs}} - \sqrt{\phi_s})}{2\sqrt{\phi_s}(\sqrt{\phi_s - V_{bm}} - \sqrt{\phi_s}) + V_{bm}}$$

6. If n_{ch} is not given, and $GAMMA_1$ is given, n_{ch} is calculated from:

$$n_{ch} = \frac{GAMMA_1^2 C_{OX}^2}{2q\epsilon_{si}}$$

If you do not specify either n_{ch} and $GAMMA_1$, then n_{ch} defaults to $1.7e17$ per cubic meter and $GAMMA_1$ is calculated from n_{ch} .

7. If PHI is not given, it is calculated using:

$$\phi_s = 2 \frac{k_B T}{q} \log \left(\frac{n_{ch}}{n_i} \right)$$

$$n_i = 1.45 \times 10^{10} \left(\frac{T}{300.15} \right)^{1.5} \exp \left(21.5565981 - \frac{qE_g(T)}{2k_B T} \right)$$

$$E_g(T) = 1.16 - \frac{7.02 \times 10^{-4} T^2}{T + 1108}$$

8. If you do not specify $GAMMA_1$, it is calculated using:

$$GAMMA_1 = \frac{\sqrt{2q\epsilon_{si}n_{ch}}}{C_{ox}}$$

9. If $GAMMA_2$ is not given, it is calculated using:

$$GAMMA_2 = \frac{\sqrt{2q\epsilon_{si}n_{sub}}}{C_{ox}}$$

10. If V_{bx} is not given, it is calculated using:

$$V_{bx} = \phi_s - \frac{qn_{ch}X_t^2}{2\epsilon_{si}}$$

11. The BSIM3 model can calculate V_{th} in any of three ways:

- Using $K1$ and $K2$ values that are user specified
- Using $GAMMA1$, $GAMMA2$, VBM , and VBX values entered in the .MODEL statement
- Using $NPEAK$, $NSUB$, XT , and VBM values that are user specified

You can enter the U0 model parameter in meters or centimeters. U0 is converted to $m^2/Vsec$ as follows: if U0 is greater than 1, it is multiplied by $1e-4$. The parameter NSUB must be entered in cm^{-3} units.

Specify a negative value of VTH0 for p-channel in the .MODEL statement.

The impact ionization current determined by the model parameters PSCBE1 and PSCBE2 contributes to the bulk current.

Parameter Range Limits

Simulation reports either warning or fatal error when BSIM3v3 parameters fall outside predefined ranges. These range limitations prevent or at least warn of potential numerical problems. Level 53 follows exactly the BSIM3v3 range limit reporting scheme. Level 49 deviates from the BSIM3v3 scheme as noted in the comments column of [Model Parameter Range Limit](#).

To control the maximum number of simulation warning messages printing to the output file use:

```
.OPTION WARNLIMIT=#
```

where # is the maximum number of warning messages that simulation reports. The default WARNLIMIT value is 1. In some cases (as noted in the following table) parameters are checked only when the model parameter PARMAMCHK=1 is set.

Model Parameter Range Limit

Name	Limits	Comments
TOX	≤ 0 Fatal $< 10^{-9}$ Warn if parmchk=1	
TOXM	≤ 0 Fatal $< 10^{-9}$ Warn if parmchk=1	
XJ	≤ 0 Fatal	
NGATE	< 0 Fatal $> 10^{25}$ Fatal $\leq 10^{18}$ Fatal if parmchk=1	if $> 10^{23}$ NGATE is multiplied by 10-6. This is done prior to the other limit checks. Level 49 gives: <ul style="list-style-type: none"> ■ < 0 Fatal ■ $> 10^{25}$ Warn ■ $\leq 10^{18}$ Warn if parmchk==1
NSUB	≤ 0 Fatal $\leq 10^{14}$ Warn if parmchk=1 $\geq 10^{21}$ Warn if parmchk=1	NSUB is ignored if k1,k2 are defined
NCH	≤ 0 Fatal $\leq 10^{15}$ Warn if parmchk=1 $\geq 10^{21}$ Warn if parmchk=1	if $> 10^{20}$ NCH is multiplied by 10-6. This is done prior to the other limit checks.

Name	Limits	Comments
NLX	< -Leff Fatal < 0 Warn if parmchk=1	
W0	= -Weff Fatal $w0 + Weff < 10^{-7}$ Warn if parmchk==1	
DVT1W	< 0 Fatal	< 0 Level 49 gives Warn
DVT0	< 0 Warn if parmchk=1	
DVT1	< 0 Fatal	< 0 Level 49 gives Warn
ETA0	<= 0 Warn if parmchk=1	
DSUB	< 0 Fatal	< 0 Level 49 gives Warn
VBM		Ignored if K1,K2 are defined
U0	<= 0 Fatal	
B1	= -Weff Fatal $B1 + Weff < 10^{-7}$ Warn if parmchk=1	
VSAT	<= 0 Fatal $< 10^3$ Warn if parmchk==1	
A1	-	See a2 conditions
A2	<ul style="list-style-type: none"> ■ < 0.01 Warn and reset a2=0.01 if parmchk=1 ■ > 1 Warn and reset a2=1,a1=0 if parmchk=1 	
DELTA	< 0 Fatal	
RDSW	< 0.001 Warn if parmchk=1 and reset rds=0	

Name	Limits	Comments
NFACTOR	< 0 Warn if paramchk=1	
CDSC	< 0 Warn if paramchk=1	
CDSCD	< 0 Warn if paramchk=1	
PCLM	<= 0 Fatal	
PDIBLC1	< 0 Warn if paramchk=1	
PDIBLC2	< 0 Warn if paramchk=1	
PS	< Weff Warn	
DROUT	< 0 Fatal if paramchk=1	Level 49 gives Warn
PSCBE2	<= 0 warn if paramchk=1	
CGS0	< 0 Warn and reset to 0 if paramchk=1	
CGD0	< 0 Warn and reset to 0 if paramchk=1	
CGB0	< 0 Warn and reset to 0 if paramchk=1	
ACDE	< 0.4, >1.6 Warn	
MOIN	< 5.0, >25 Warn	
IJTH	< 0 Fatal	
NOFF	< 0.1, >4.0 Warn	

Element Parameters Range Limits

Name	Limits	Comments
PD	< Weff, Warn	
PS	< Weff, Warn	
Leff	< 5.0 x 10 ⁻⁸ Fatal	
Weff	< 1.0 x 10 ⁻⁷ Fatal	
LeffCV	< 5.0 x 10 ⁻⁸ Fatal	
WeffCV	< 1.0 x 10 ⁻⁷ Fatal	

Level 49, 53 Equations

The effective channel length and width used in all model equations are:

$$L_{\text{eff}} = L_{\text{drawn}} - 2dL$$

$$W_{\text{eff}} = W_{\text{drawn}} - 2dW$$

$$W'_{\text{eff}} = W_{\text{drawn}} - 2dW'$$

$$W_{\text{drawn}} = W * WMULT + XW$$

$$L_{\text{drawn}} = L * LMULT + XL$$

The unprimed W_{eff} is bias-dependent. The primed quantity is bias-independent.

$$|W = dW' + dW_g V_{\text{gsteff}} + dW_b (\sqrt{\phi_s - V_{\text{bseff}}} - \sqrt{\phi_s})$$

$$|W' = W_{\text{int}} + \frac{W_L}{L_{\text{WLN}}} + \frac{W_W}{W_{\text{WWN}}} + \frac{W_{WL}}{L_{\text{WLN}} W_{\text{WWN}}}$$

$$lL = L_{\text{int}} + \frac{L_L}{L_{\text{LLN}}} + \frac{L_W}{W_{\text{LWN}}} + \frac{L_{WL}}{L_{\text{LLN}} \frac{L_W}{W_{\text{LWN}}}}$$

For C-V calculations dW' is replaced with

$$lW' = DWC + \frac{W_{LC}}{L_{\text{WLN}}} + \frac{W_{WC}}{W_{\text{WWN}}} + \frac{W_{WLC}}{L_{\text{WLN}} \frac{W_{WC}}{W_{\text{WWN}}}}$$

and dL' is replaced with

$$dL = DLC + \frac{L_{LC}}{L_{\text{LLN}}} + \frac{L_{WC}}{W_{\text{LWN}}} + \frac{L_{WLC}}{L_{\text{LLN}} \frac{L_W}{W_{\text{LWN}}}}$$

Note: A detailed discussion of the BSIM3 Version 3 equations is available from the BSIM3 site:

<http://www-device.eecs.berkeley.edu/~bsim3/get.html>

.MODEL CARDS NMOS Model

```
.model nch nmos Level=49
+ Tnom=27.0
+ nch=1.024685E+17 tox=1.00000E-08 xj=1.00000E-07
+ lint=3.75860E-08 wint=-2.02101528644562E-07
+ vth0=.6094574 k1=.5341038 k2=1.703463E-03 k3=-17.24589
+ dvt0=.1767506 dvt1=.5109418 dvt2=-0.05
+ nlx=9.979638E-08 w0=1e-6
+ k3b=4.139039
+ vsat=97662.05 ua=-1.748481E-09 ub=3.178541E-18 uc=1.3623e-
10
+ rdsw=298.873 u0=307.2991 prwb=-2.24e-4
+ a0=.4976366
+ keta=-2.195445E-02 a1=.0332883 a2=.9
+ voff=-9.623903E-02 nFactor=.8408191 cit=3.994609E-04
+ cdsc=1.130797E-04
+ cdsb=2.4e-5
+ eta0=.0145072 etab=-3.870303E-03
+ dsub=.4116711
```

```

+ pclm=1.813153 pdiblc1=2.003703E-02 pdiblc2=.00129051
+ pdiblc3=-1.034e-3
+ drout=.4380235 pscbe1=5.752058E+08 pscbe2=7.510319E-05
+ pvag=.6370527 prt=68.7 ngate=1.e20 alpha0=1.e-7 beta0=28.4
+ prwg=-0.001 ags=1.2
+ dvt0w=0.58 dvt1w=5.3e6 dvt2w=-0.0032
+ kt1=-.3 kt2=-.03
+ at=33000
+ ute=-1.5
+ ual=4.31E-09 ub1=7.61E-18 ucl=-2.378e-10
+ kt1l=1e-8
+ wr=1 b0=1e-7 b1=1e-7 dwg=5e-8 dwb=2e-8 delta=0.015
+ cgdl=1e-10 cgsl=1e-10 cgbo=1e-10 xpart=0.0
+ cgdo=0.4e-9 cgso=0.4e-9
+ clc=0.1e-6
+ cle=0.6
+ ckappa=0.6

```

PMOS Model

This is an example of a PMOS model. VTH0 is negative.

```

.model pch PMOS Level=49
+ Tnom=27.0
+ nch=5.73068E+16 tox=1.00000E-08 xj=1.00000E-07
+ lint=8.195860E-08 wint=-1.821562E-07
+ vth0=-.86094574 k1=.341038 k2=2.703463E-02 k3=12.24589
+ dvt0=.767506 dvt1=.65109418 dvt2=-0.145
+ nlx=1.979638E-07 w0=1.1e-6
+ k3b=-2.4139039
+ vsat=60362.05 ua=1.348481E-09 ub=3.178541E-19 uc=1.1623e-
10
+ rdsw=498.873 u0=137.2991 prwb=-1.2e-5
+ a0=.3276366
+ keta=-1.8195445E-02 a1=.0232883 a2=.9
+ voff=-6.623903E-02 nFactor=1.0408191 cit=4.994609E-04
+ cdsc=1.030797E-3
+ cdsch=2.84e-4
+ eta0=.0245072 etab=-1.570303E-03
+ dsub=.24116711
+ pclm=2.6813153 pdiblc1=4.003703E-02 pdiblc2=.00329051

```

```
+ pdiblc b=-2.e-4
+ drout=.1380235 pscbe1=0 pscbe2=1.e-28
+ pvag=-.16370527
+ prwg=-0.001 ags=1.2
+ dvt0w=0.58 dvt1w=5.3e6 dvt2w=-0.0032
+ kt1=-.3 kt2=-.03 prt=76.4
+ at=33000
+ ute=-1.5
+ ual=4.31E-09 ub1=7.61E-18 ucl=-2.378e-10
+ kt1l=0
+ wr=1 b0=1e-7 b1=1e-7 dwg=5e-8 dwb=2e-8 delta=0.015
+ cgd1=1e-10 cgs1=1e-10 cgbo=1e-10 xpart=0.0
+ cgdo=0.4e-9 cgso=0.4e-9
+ clc=0.1e-6
+ cle=0.6
+ ckappa=0.6
```

Level 50 Philips MOS9 Model

The Philips MOS Model 9, Level 902, is available as Level 50 in the Avant! models (based on the “Unclassified Report NL-UR 003/94” by R.M.D.A. Velghe, D.B.M. Klaassen, and F.M. Klaassen).

The model has been installed in its entirety, except for the gate noise current.

The ACM Parasitic Diode Model, using parameters JS, JSW, N, CJ, CJSW, CJGATE, MJ, MJSW, PB, PHP, ACM, and HDIF, has been added. The older parameter IS is not used. The Philips JUNCAP Parasitic Diode Model is available in the Avant! True--Hspice models. The model parameter JUNCAP=1 selects the JUNCAP Model, JUNCAP=0 (default) selects the Hspice ACM Model. For additional information regarding the MOS Model-9, see:

http://www-us.semiconductors.com/Philips_Models

Level 50 Model Parameters

Name	Unit	Default (N)	Default (P)	Description
LER	m	1.1e-6	1.25e-6	Reference Leff
WER	m	20.0e-6	20.0e-6	Reference Weff
LVAR	m	-220.0e-9	-460.0e-9	Variation in gate length
LAP	m	100.0e-9	25.0e-9	Lateral diffusion per side
WVAR	m	-25.0e-9	-130.0e-9	Variation in active width
WOT	m	0.0	0.0	Channel-stop diffusion per side
TR	°C	21.0	21.0	Reference temperature for model
VTOR	V	730.0e-3	1.1	Threshold voltage at zero bias
STVTO	V/K	-1.2e-3	-1.7e-3	Temperature dependence of VTO
SLVTO	Vm	-135.0e-9	35.0e-9	Length dependence of VTO

Name	Unit	Default (N)	Default (P)	Description
SL2VTO	Vm^2	0.0	0.0	Second length dependence of VTO
SWVTO	Vm	130.0e-9	50.0e-9	Width dependence of VTO
KOR	$V^{-1/2}$	650.0e-3	470.0e-3	Low-back-bias body factor
SLKO	$V^{-1/2}m$	-130.0e-9	-200.0e-9	Length dependence of KO
SWKO	$V^{-1/2}m$	2.0e-9	115.0e-9	Width dependence of KO
KR	$V^{-1/2}$	110.0e-3	470.0e-3	High-back-bias body factor
SLK	$V^{-1/2}m$	-280.0e-9	-200.0e-9	Length dependence of K
SWK	$V^{-1/2}m$	275.0e-9	115.0e-9	Width dependence of K
PHIBR	V	650.0e-3	650.0e-3	Strong inversion surface potential
VSBXR	V	660.0e-3	0.0	Transition voltage for dual-k-factor model
SLVSBX	Vm	0.0	0.0	Length dependence of VSBX
SWVSBX	Vm	-675.0e-9	0.0	Width dependence of VSBX
BETSQ	AV^{-2}	83.0e-6	26.1e-6	Gain factor of infinite square transistor
ETABET	-	1.6	1.6	Exponent of temperature dependence of gain factor
THE1R	V^{-1}	190.0e-3	190.0e-3	Gate-induced mobility reduction coefficient
STTHE1R	V^{-1}/K	0.0	0.0	Temperature dependence coefficient of <i>THE1R</i>
SLTHE1R	$V^{-1}m$	140.0e-9	70.0e-9	Length dependence coefficient of <i>THE1R</i>
STLTHE1	$V^{-1}m/K$	0.0	0.0	Temperature dependence of, length dependence of <i>THE1R</i>

Name	Unit	Default (N)	Default (P)	Description
SWTHE1	$V^{-1}m$	-58.0e-9	-80.0e-9	Width dependence coefficient of <i>THE1R</i>
THE2R	$V^{-1/2}$	12.0e-3	165.0e-3	Back-bias induced mobility reduction coefficient
STTHE2R	$V^{-1/2}/K$	0.0	0.0	Temperature dependence coefficient of <i>THE2R</i>
SLTHE2R	$V^{-1/2}m$	-33.0e-9	-75.0e-9	Length dependence coefficient of <i>THE2R</i>
STLTHE2	$V^{-1/2}m/K$	0.0	0.0	Temperature dependence of, length dependence of <i>THE2R</i>
SWTHE2	$V^{-1/2}m$	30.0e-9	20.0e-9	Width dependence coefficient of <i>THE2R</i>
THE3R	V^{-1}	145.0e-3	27.0e-3	Lateral field induced mobility reduction coefficient
STTHE3R	V^{-1}/K	-660.0e-6	0.0	Temperature dependence coefficient of <i>THE3R</i>
SLTHE3R	$V^{-1}m$	185.0e-9	27.0e-9	Length dependence coefficient of <i>THE3R</i>
STLTHE3	$V^{-1}m/K$	-620.0e-12	0.0	Temperature dependence of, length dependence of <i>THE3R</i>
SWTHE3	$V^{-1}m$	20.0e-9	11.0e-9	Width dependence coefficient of <i>THE3R</i>
GAM1R	-	145.0e-3	77.0e-3	Drain-induced threshold shift coefficient, for high gate drive
SLGAM1	-	160.0e-9	105.0e-9	Length dependence of <i>GAM1R</i>
SWGAM1	-	-10.0e-9	-11.0e-9	Width dependence of <i>GAM1R</i>

Name	Unit	Default (N)	Default (P)	Description
ETADSR	-	600.0e-3	600.0e-3	Exponent of drain dependence of <i>GAMIR</i>
ALPR	-	3.0e-3	44.0e-3	Channel length modulation factor
ETAALP	-	150.0e-3	170.0e-3	Exponent of length dependence of <i>ALPR</i>
SLALP	-	-5.65e-3	9.0e-3	Coefficient of length dependence of <i>ALPR</i>
SWALP	m	1.67e-9	180.0e-12	Coefficient of width dependence of <i>ALPR</i>
VPR	V	340.0e-3	235.0e-3	Characteristic voltage for channel length modulation
GAMOOD	-	18.0e-3	7.0e-3	Drain-induced threshold shift coefficient, at zero gate drive, and zero back-bias
SLGAMOOD	m ²	20.0e-15	11.0e-15	Length dependence of <i>GAMOOD</i>
ETAGAMR	-	2.0	1.0	Exponent of back-bias dependence of zero gate-drive, drain-induced threshold shift
MOR	-	500.0e-3	375.0e-3	Subthreshold slope factor
STMO	K ⁻¹	0.0	0.0	Temperature dependence coefficient of <i>MOR</i>
SLMO	m ^{1/2}	280.0e-6	47.0e-6	Length dependence coefficient of <i>MOR</i>
ETAMR	-	2.0	1.0	Exponent of back-bias dependence of subthreshold slope
ZET1R	-	420.0e-3	1.3	Weak-inversion correction factor

Name	Unit	Default (N)	Default (P)	Description
ETAZET	-	170.0e-3	30.0e-3	Exponent of length dependence of <i>ZET1R</i>
SLZET1	-	-390.0e-3	-2.8	Length dependence coefficient of <i>ZET1R</i>
VSBTR	V	2.1	100.0	Limiting voltage for back-bias dependence
SLVSBT	Vm	-4.4e-6	0.0	Length dependence of <i>VSBTR</i>
A1R	-	6.0	10.0	Weak-avalanche current factor
STA1	K ⁻¹	0.0	0.0	Temperature coefficient of <i>A1R</i>
SLA1	m	1.3e-6	-15.0e-6	Length dependence of <i>A1R</i>
SWA1	m	3.0e-6	30.0e-6	Width dependence of <i>A1R</i>
A2R	V	38.0	59.0	Exponent of weak-avalanche current
SLA2	Vm	1.0e-6	-8.0e-6	Length dependence of <i>A2R</i>
SWA2	Vm	2.0e-6	15.0e-6	Width dependence of <i>A2R</i>
A3R	-	650.0e-3	520.0e-3	Factor of minimum drain bias above which avalanche sets in
SLA3	m	-550.0e-9	-450.0e-9	Length dependence of <i>A3R</i>
SWA3	m	0.0	-140.0e-9	Width dependence of <i>A3R</i>
TOX	m	25.0e-9	25.0e-9	Oxide thickness
COL	F/m	320.0e-12	320.0e-12	Gate overlap capacitance per unit width
WDOG	m	0	0	Characteristic drawn gate width below which dogboning appears

Name	Unit	Default (N)	Default (P)	Description
FTHE1	-	0	0	Coefficient describing the width dependence of THE1 for $W < W_{DOG}$
NFMOD		0		Flicker noise selector 0 selects old flicker noise model added in release 98.4
NTR	J	24.4e-21	21.1e-21	Thermal noise coefficient
NFR	V^2	70.0e-12	21.4e-12	Flicker noise coefficient
NFAR	$V^{-1}m^{-2}$	7.15e+22	1.53e+22	1st flicker noise coefficient added in release 98.4
NFBR	$V^{-1}m^{-2}$	2.16e+06	4.06e+06	2nd flicker noise coefficient added in release 98.4
NFCR	V^{-1}	0.0	2.92e-10	3rd flicker noise coefficient added in release 98.4
SL3VTO	V	0	0	Third coefficient of the length dependence of V_{TO}
SL2KO	$V^{1/2}m^2$	0	0	Second coefficient of the length dependence of K_0
SL2K	$V^{1/2}m^2$	0	0	Second coefficient of the length dependence of K
LP1	M	1E-6	1E-6	Characteristic length of first profile
FBET1	-	0	0	Relative mobility decrease due to first profile
LP2	M	1E-8	1E-8	Characteristic length of second profile
FBET2	-	0	0	Relative mobility decrease due to second profile

Name	Unit	Default (N)	Default (P)	Description
GTHE1	-	0	0	Parameter that selects either the old (=0) or the new(=1) scaling rule of θ_1
SL2GAM OO	-	0	0	Second coefficient of the length dependence Υ_{00}

JUNCAP Model Parameters

Name	Unit	Default	Description
JUNCAP	-	0	JUNCAP flag: 0-off, 1-on
DTA	$^{\circ}\text{C}$	0.0	Temperature offset of the JUNCAP element with respect to T_A
VR	V	0.0	Voltage at which the parameters have been determined
JSGBR	$\text{A} \cdot \text{m}^{-2}$	1.00e-3	Bottom saturation-current density due to electron-hole generation at $V=V_R$
JSDBR	$\text{A} \cdot \text{m}^{-2}$	1.00e-3	Bottom saturation-current density due to diffusion from back contact
JSGSR	$\text{A} \cdot \text{m}^{-1}$	1.00e-3	Sidewall saturation-current density due to electron-hole generation at $V=V_R$
JSDSR	$\text{A} \cdot \text{m}^{-1}$	1.00e-3	Sidewall saturation-current density due to diffusion from back contact
JSGGR	$\text{A} \cdot \text{m}^{-1}$	1.00e-3	Gate edge saturation-current density due to electron-hole generation at $V=V_R$
JSDGR	$\text{A} \cdot \text{m}^{-1}$	1.00e-3	Gate edge saturation-current density due to diffusion from back contact

Name	Unit	Default	Description
NB	-	1.00	Emission coefficient of the bottom forward current
NS	-	1.00	Emission coefficient of the sidewall forward current
NG	-	1.00	Emission coefficient of the gate edge forward current
CJBR	$F \cdot m^{-2}$	1.00e-12	Bottom junction capacitance at $V=V_R$
CJSR	$F \cdot m^{-1}$	1.00e-12	Sidewall junction capacitance at $V=V_R$
CJGR	$F \cdot m^{-1}$	1.00e-12	Gate edge junction capacitance at $V=V_R$
VDBR	v	1.00	Diffusion voltage of the bottom junction at $T=T_R$
VDSR	v	1.00	Diffusion voltage of the sidewall junction at $T=T_R$
VDGR	v	1.00	Diffusion voltage of the gate edge junction at $T=T_R$
PB	-	0.40	Bottom-junction grading coefficient
PS	-	0.40	Sidewall-junction grading coefficient
PG	-	0.40	Gate edge-junction grading coefficient

Using the Philips MOS9 Model

1. Set Level=50 to identify the model as the Philips MOS Model 9.
2. The default room temperature is 25 °C in the Avant! model, but is 27 °C in most other simulators. When comparing to other simulators, set the simulation temperature to 27 with .TEMP 27 or with .OPTION TNOM=27.

3. The model parameter set should always include the model reference temperature, TR, which corresponds to TREF in other model levels. The default for TR is 21.0 °C, to match the Philips simulator.
4. The model has its own charge-based capacitance model. The CAPOP parameter, which selects different capacitance models, is ignored for this model.
5. The model uses analytical derivatives for the conductances. The DERIV parameter, which selects the finite difference method, is ignored for this model.
6. DTEMP can be used with this model. It is set on the element line and increases the temperature of individual elements relative to the circuit temperature.
7. Since defaults are nonzero, it is strongly recommended that every model parameter listed in Level 50 Model Parameters table be set in the .MODEL statement.
8. Use the model parameter JUNCAP to select one of two available parasitic junction diode models, ACM and JUNCAP. JUNCAP=1 selects the Philips JUNCAP model, JUNCAP=0 (default) selects the ACM model.

Model Statement

Example

This is an example of the model statement.

```
.model nch nmos Level=50
+ ler =      1e-6 wer =      10e-6
+ lvar =      0.0 lap =      0.05e-6
+ wvar =      0.0 wot =      0.0
+ tr   =      27.00
+ vtor =      0.8 stvto = 0 slvto = 0 sl2vto= 0
+ swvto =      0
+ kor =      0.7 slko = 0 swko = 0
+ kr   =      0.3 slk = 0 swk = 0
+ phibr = 0.65
+ vsbxr = 0.5 slvsbx = 0 swvsbx= 0
+ betsq = 120e-6
+ etabet = 1.5
+ thelr = 0.3
```

```

+ stthe1r = 0 slthe1r = 0 stlthe1= 0 swthe1 = 0
+ the2r    = 0.06
+ stthe2r = 0 slthe2r = 0 stlthe2 = 0 swthe2    = 0
+ the3r    = 0.1
+ stthe3r = 0 slthe3r = 0 stlthe3 = 0 swthe3 = 0
+ gamlr    = 0.02    slgam1 = 0 swgam1 = 0
+ etadsr= 0.60
+ alpr = 0.01
+ etaalp = 0 slalp = 0 swalp = 0
+ vpr = 0.4
+ gamoor = 0.006
+ slgamoo = 0
+ etagamr = 2.0
+ mor = 0.5 stmo = 0 slmo = 0
+ etamr = 2.0
+ zet1r = 1.0
+ etazet = 0.5
+ slzet1 = 0
+ vsbtr = 2.5
+ slvsbt = 0
+ alr = 10    stal = 0    slal = 0    swal = 0
+ a2r = 30    sla2 = 0    swa2 = 0
+ a3r = 0.8 sla3 = 0    swa3 = 0
+ tox = 15.00e-9
+ col = 0.3e-9
+ ntr = 2.0e-20
+ nfr = 5.0e-11
+ acm=2 hdif=1u js=1e-3
+ cj=1e-3 mj=0.5 pb=0.8
+ cjsw=1e-9 cjgate=1e-9 mjsw=0.3 php=0.8

```

Level 54 BSIM4.0 Model

UC Berkeley BSIM4.0 model is developed to explicitly address many issues in modeling sub-0.13 micron CMOS technology and RF high-speed CMOS circuit simulation. The BSIM4.0.0 MOS model for UC Berkeley is available as the Level 54 model.

BSIM4.0 has the following major improvements and additions over BSIM3v3:

- An accurate new model of the intrinsic input resistance (R_{ii}) for both RF, high-frequency analog, and high-speed digital applications
- A flexible substrate resistance network for RF modeling
- A new accurate channel thermal noise model and a noise partition model for the induced gate noise
- A non-quasi-static (NQS) model consistent with the R_{ii} -based RF model and a consistent AC model that accounts for the NQS effect in both transconductances and capacitances
- An accurate gate direct tunneling model
- A comprehensive and versatile geometry-dependent parasitics model for various source/drain connections and multi-finger devices
- An improved model for steep vertical retrograde doping profiles
- A better model for pocket-implanted devices in V_{th} , bulk charge effect model, and R_{out}
- An asymmetrical and bias-dependent source/drain resistance, either internal or external to the intrinsic MOSFET, at the user's discretion
- An acceptance of either the electrical or physical gate oxide thickness as the model input (at the user's choice) in a physically accurate manner
- The quantum mechanical charge-layer-thickness model for both IV and CV
- A more accurate mobility model for predictive modeling
- A gate-induced drain leakage (GIDL) current model, available in BSIM for the first time
- An improved unified flicker ($1/f$) noise model, which is smooth over all bias regions and considers the bulk charge effect
- Different diode IV and CV characteristics for source and drain junctions
- A junction diode breakdown with or without current limiting
- A dielectric constant of the gate dielectric as a model parameter

- Can correctly pass parameters from the .option statements into model cards and instance lines, including parameter passing in the .subckt blocks.
- Instance parameters can correctly override the model parameters, including parameter overriding in the .subckt blocks.

Level 54 Model Parameters

Model Selectors/Controllers

Parameter	Default	Binnable	Description
VERSION	4.0.0	NA	Model version number
BINUNIT	1	NA	Binning unit selector
PARAMCHK	1	NA	Switch for parameter value check
MOBMOD	1	NA	Mobility model selector
RDSMOD	0	NA	Bias-dependent source/drain resistance model selector
IGCMOD	0	NA	Gate-to-channel tunneling current model selector
IGBMOD	0	NA	Gate-to-substrate tunneling current model selector
CAPMOD	2	NA	Capacitance model selector
RGATEMOD	0 (no gate resistance)		Gate resistance model selector
RBODYMOD	0 (network off)	NA	Substrate resistance network model selector
TRNQSMOD	0	NA	Transient NQS model selector
ACNQSMOD	0	NA	AC small-signal NQS model selector

Parameter	Default	Binnable	Description
FNOIMOD	1	NA	Flicker noise model selector
TNOIMOD	0	NA	Thermal noise model selector
DIOMOD	1	NA	Source/drain junction diode IV model selector
PERMOD	1	NA	Whether PS/PD includes the gate-edge perimeter
GEOMOD	0 (isolated)	NA	Geometry-dependent parasitics model selector
RGEOMOD	0	NA	Source/drain diffusion resistance and contact model selector

Process Parameters

Parameter	Default	Binnable	Description
EPSROX	3.9 (SiO ₂)	No	Gate dielectric constant relative to vacuum
TOXE	3.0e-9m	No	Electrical gate equivalent oxide thickness
TOXP	TOXE	No	Physical gate equivalent oxide thickness
TOXM	TOXE	No	Tox at which parameters are extracted
DTOX	0.0m	No	Defined as (TOXE-TOXP)
XJ	1.5e-7m	Yes	S/D junction depth
GAMMA1 (γ_1 in equation)	calculated (V ^{1/2})	Yes	Body-effect coefficient near the surface

Parameter	Default	Binnable	Description
GAMMA2 (γ^2 in equation)	calculated ($V^{1/2}$)	Yes	Body-effect coefficient in the bulk
NDEP	$1.7e17\text{cm}^{-3}$	Yes	Channel doping concentration at depletion edge for zero body bias
NSUB	$6.0e16\text{cm}^{-3}$	Yes	Substrate doping concentration
NGATE	0.0cm^{-3}	Yes	Poly Si gate doping concentration
NSD	$1.0e20\text{cm}^{-3}$	Yes	Source/drain doping concentration
VBX	calculated (v)	No	V_{bs} at which the depletion region width equals XT
XT	$1.55e-7\text{m}$	Yes	Doping depth
RSH	0.0ohm/square	No	Source/drain sheet resistance
RSHG	0.1ohm/square	No	Gate electrode sheet resistance

Basic Model Parameters

Parameter	Default	Binnable	Description
VTH0 or VTHO	0.7V (NMOS) -0.7V (PMOS)	Yes	Long-channel threshold voltage at $V_{bs}=0$
VFB	-1.0V	Yes	Flat-band voltage PHIN
PHIN	0.0V	Yes	Non-uniform vertical doping effect on surface potential
K1	$0.5V^{1/2}$	Yes	First-order body bias coefficient
K2	0.0	Yes	Second-order body bias coefficient

Parameter	Default	Binnable	Description
K3	80.0	Yes	Narrow width coefficient
K3B	$0.0V^{-1}$	Yes	Body effect coefficient of K3
W0	$2.5e-6m$	Yes	Narrow width parameter
LPE0	$1.74e-7m$	Yes	Lateral non-uniform doping parameter
LPEB	$0.0m$	Yes	Lateral non-uniform doping effect on K1
VBM	$-3.0V$	Yes	Maximum applied body bias in VTH0 calculation
DVT0	2.2	Yes	First coefficient of short-channel effect on V_{th}
DVT1	0.53	Yes	Second coefficient of short-channel effect on V_{th}
DVT2	$-0.032V^{-1}$	Yes	Body-bias coefficient of short-channel effect on V_{th}
DVTP0	$0.0m$	Yes	First coefficient of drain-induced V_{th} shift due to for long-channel pocket devices
DVTP1	$0.0V^{-1}$	Yes	First coefficient of drain-induced V_{th} shift due to for long-channel pocket devices
DVT0W	0.0	Yes	First coefficient of narrow width effect on V_{th} for small channel length

Parameter	Default	Binnable	Description
DVT1W	$5.3\text{e}6\text{m}^{-1}$	Yes	Second coefficient of narrow width effect on V_{th} for small channel length
DVT2W	-0.032V^{-1}	Yes	Body-bias coefficient of narrow width effect for small channel length
U0	$0.067\text{m}^2/(\text{Vs})$ (NMOS); $0.025\text{m}^2/(\text{Vs})$ (PMOS)	Yes	Low-field mobility
UA	$1.0\text{e-}9\text{m/V}$ for MOBMOD=0 and 1; $1.0\text{e-}15\text{m/V}$ for MOBMOD=2	Yes	Coefficient of first-order mobility degradation due to vertical field
UB	$1.0\text{e-}19\text{m}^2/\text{V}^2$	Yes	Coefficient of second-order mobility degradation due to vertical field
UC	-0.0465V^{-1} for MOB-MOD=1; $-0.0465\text{e-}9\text{m/V}^2$ for MOBMOD=0 and 2	Yes	Coefficient of mobility degradation due to body-bias effect
EU	1.67 (NMOS); 1.0 (PMOS)	No	Exponent for mobility degradation of MOBMOD=2
VSAT	$8.0\text{e}4\text{m/s}$	Yes	Saturation velocity
A0	1.0	Yes	Coefficient of channel-length dependence of bulk charge effect

Parameter	Default	Binnable	Description
AGS	0.0V^{-1}	Yes	Coefficient of V_{gs} dependence of bulk charge effect
B0	0.0m	Yes	Bulk charge effect coefficient for channel width
B1	0.0m	Yes	Bulk charge effect width offset
KETA	-0.047V^{-1}	Yes	Body-bias coefficient of bulk charge effect
A1	0.0V^{-1}	Yes	First non-saturation effect parameter
A2	1.0	Yes	Second non-saturation factor
WINT	0.0m	No	Channel-width offset parameter
LINT	0.0m	No	Channel-length offset parameter
DWG	0.0m/V	Yes	Coefficient of gate bias dependence of W_{eff}
DWB	$0.0\text{m}/\text{V}^{1/2}$	Yes	Coefficient of body bias dependence of W_{eff} bias dependence
VOFF	-0.08V	Yes	Offset voltage in subthreshold region for large W and L
VOFFL	0.0mV	No	Channel-length dependence of VOFF
MINV	0.0	Yes	V_{gsteff} fitting parameter for moderate inversion condition
NFACTOR	1.0	Yes	Subthreshold swing factor

Parameter	Default	Binnable	Description
ETA0	0.08	Yes	DIBL coefficient in subthreshold region
ETAB	-0.07V^{-1}	Yes	Body-bias coefficient for the subthreshold DIBL effect
DSUB	DROUT	Yes	DIBL coefficient exponent in subthreshold region
CIT	$0.0\text{F}/\text{m}^2$	Yes	Interface trap capacitance
CDSC	$2.4\text{e-}4\text{F}/\text{m}^2$	Yes	Coupling capacitance between source/drain and channel
CDSCB	$0.0\text{F}/(\text{Vm}^2)$	Yes	Body-bias sensitivity of CDSC
CDSCD	$0.0(\text{F}/\text{Vm}^2)$	Yes	Drain-bias sensitivity of DCSC
PCLM	1.3	Yes	Channel-length modulation parameter
PDIBLC1	0.39	Yes	Parameter for DIBL effect on Rout
PDIBLC2	0.0086	Yes	Parameter for DIBL effect on Rout
PDIBLCB	0.0V^{-1}	Yes	Body bias coefficient of DIBL effect on Rout
DROUT	0.56	Yes	Channel-length dependence of DIBL effect on Rout
PSCBE1	$4.24\text{e}8\text{V}/\text{m}$	Yes	First substrate current induced body-effect parameter
PSCBE2	$1.0\text{e-}5\text{m}/\text{V}$	Yes	Second substrate current induced body-effect parameter

Parameter	Default	Binnable	Description
PVAG	0.0	Yes	Gate-bias dependence of Early voltage
DELTA δ (in equation)	0.01V	Yes	Parameter for DC V_{dseff}
FPROUT	0.0V/m ^{0.5}	Yes	Effect of pocket implant on Rout degradation
PDITS	0.0V ⁻¹	Yes	Impact of drain-induced V_{th} shift on Rout.
PDITSL	0.0m ⁻¹	No	Channel-length dependence of drain-induced V_{th} shift for Rout.
PDITSD	0.0V ⁻¹	Yes	Vds dependence of drain-induced V_{th} shift for Rout

Parameters for Asymmetric and Bias-Dependent R_{ds} Model

Parameter	Default	Binnable	Description
RDSW	200.0 ohm(μ m) ^{WR}	Yes	Zero bias LLD resistance per unit width for RDSMOD=0
RDSWMIN	0.0 ohm(μ m) ^{WR}	No	LDD resistance per unit width at high V_{gs} and zero V_{bs} for RDSMOD=0
RDW	100.0 ohm(μ m) ^{WR}	Yes	Zero bias lightly-doped drain resistance $R_d(v)$ per unit width for RDSMOD=1
RDWMIN	0.0 ohm(μ m) ^{WR}	No	Lightly-doped drain resistance per unit width at high V_{gs} and zero V_{bs} for RDSMOD=1

Parameter	Default	Binnable	Description
RSW	100.0 $\text{ohm}(\mu\text{m})^{\text{WR}}$	Yes	Zero bias lightly-doped source resistance $R_s(V)$ per unit width for RDSMOD=1
RSWMIN	0.0 $\text{ohm}(\mu\text{m})^{\text{WR}}$	No	Lightly-doped source resistance per unit width at high V_{gs} and zero V_{bs} for RDSMOD=1
PRWG	1.0V^{-1}	Yes	Gate-bias dependence of LDD resistance
PRWB	$0.0\text{V}^{-0.5}$	Yes	Body-bias dependence of LDD resistance
WR	1.0	Yes	Channel-width dependence parameter of LDD resistance
NRS	1.0	No	Number of source diffusion squares
NRD	1.0	No	Number of drain diffusion squares

Impact Ionization Current Model Parameters

Parameter	Default	Binnable	Description
ALPHA0	0.0Am/V	Yes	First parameter of impact ionization current
ALPHA1	0.0A/V	Yes	Isub parameter for length scaling
BETA0	30.0V	Yes	The second parameter for impact ionization current

Gate-Induced Drain Leakage Model Parameters

Parameter	Default	Binnable	Description
AGIDL	0.0ohm	Yes	Pre-exponential coefficient for GIDL
BGIDL	2.3e9V/m	Yes	Exponential coefficient for GIDL
CGIDL	0.5V ³	Yes	Parameter for body-bias effect on GIDL
DGIDL	0.8V	Yes	Fitting parameter for band bending for GIDL

Gate Dielectric Tunneling Current Model Parameters

Parameter	Default	Binnable	Description
AIGBACC	0.43 (F _s ² /g) ^{0.5} m ⁻¹	Yes	Parameter for I_{gb} in accumulation
BIGBACC	0.054 (F _s ² /g) ^{0.5} m ⁻¹ V ⁻¹	Yes	Parameter for I_{gb} in accumulation
CIGBACC	0.075V ⁻¹	Yes	Parameter for I_{gb} in accumulation
NIGBACC	1.0	Yes	Parameter for I_{gb} in accumulation
AIGBINV	0.35 (F _s ² /g) ^{0.5} m ⁻¹	Yes	Parameter for I_{gb} in inversion
BIGBINV	0.03 (F _s ² /g) ^{0.5} m ⁻¹ V ⁻¹	Yes	Parameter for I_{gb} in inversion
CIGBINV	0.0006V ⁻¹	Yes	Parameter for I_{gb} in inversion
EIGBINV	1.1V	Yes	Parameter for I_{gb} in inversion
NIGBINV	3.0	Yes	Parameter for I_{gb} in inversion
AIGC	0.054 (NMOS) and 0.31 (PMOS) (F _s ² /g) ^{0.5} m ⁻¹	Yes	Parameter for I_{gcs} and I_{gcd}

Parameter	Default	Binnable	Description
BIGC	0.054 (NMOS) and 0.024 (PMOS) $(F_s^{2/g})^{0.5} \text{ m}^{-1} \text{ V}^{-1}$	Yes	Parameter for I_{gcs} and I_{gcd}
CIGC	0.075 (NMOS) and 0.03(PMOS) V^{-1}	Yes	Parameter for I_{gcs} and I_{gcd}
AIGSD	0.43 (NMOS) and 0.31 (PMOS) $(F_s^{2/g})^{0.5} \text{ m}^{-1}$	Yes	Parameter for I_{gs} and I_{gd}
BIGSD	0.054 (NMOS) 0.024 (PMOS) $(F_s^{2/g})^{0.5}$ $\text{m}^{-1} \text{ V}^{-1}$	Yes	Parameter for I_{gs} and I_{gd}
CIGSD	0.075 (NMOS) and 0.03 (PMOS) V^{-1}	Yes	Parameter for I_{gs} and I_{gd}
DLCIG	LINT	Yes	Source/drain overlap length for I_{gs} and I_{gd}
NIGC	1.0	Yes	Parameter for I_{gcs} , I_{gcd} , I_{gs} and I_{gd}
POXEDGE	1.0	Yes	Factor for the gate oxide thickness in source/drain overlap regions
PIGCD	1.0	Yes	V_{ds} dependence of I_{gcs} and I_{gcd}
NTOX	1.0	Yes	Exponent for the gate oxide ratio
TOXREF	3.0e-9m	No	Nominal gate oxide thickness for gate dielectric tunneling current model only

Charge and Capacitance Model Parameters

Parameter	Default	Binnable	Description
XPART	0.0	No	Charge partition parameter
CGSO	calculated (F/m)	No	Non LDD region source-gate overlap capacitance per unit channel width
CGDO	calculated (F/m)	No	Non LDD region drain-gate overlap capacitance per unit channel width
CGBO	0.0 (F/m)	No	Gate-bulk overlap capacitance per unit channel length
CGSL	0.0F/m	Yes	Overlap capacitance between gate and lightly-doped source region
CGDL	0.0F/m	Yes	Overlap capacitance between gate and lightly-doped source region
CKAPPAS	0.6V	Yes	Coefficient of bias-dependent overlap capacitance for the source side
CKAPPAD	CKAPPAS	Yes	Coefficient of bias-dependent overlap capacitance for the drain side
CF	calculated (F/m)	Yes	Fringing field capacitance
CLC	1.0e-7m	Yes	Constant term for short channel model
CLE	0.6	Yes	Exponential term for short channel model
DLC	LINT (m)	No	Channel-length offset parameter for CV model
DWC	WINT (m)	No	Channel-width offset parameter for CV model

Parameter	Default	Binnable	Description
VFBCV	-1.0V	Yes	Flat-band voltage parameter (for CAPMOD=0 only)
NOFF	1.0	Yes	CV parameter in $V_{gsteff,CV}$ for weak to strong inversion
VOFFCV	0.0V	Yes	CV parameter in $V_{gsteff,CV}$ for weak to strong inversion
ACDE	1.0m/V	Yes	Exponential coefficient for charge thickness in CAPMOD=2 for accumulation and depletion regions
MOIN	15.0	Yes	Coefficient for the gate-bias dependent surface potential

High-Speed/RF Model Parameters

Parameter	Default	Binnable	Description
XRCRG1	12.0	Yes	Parameter for distributed channel-resistance effect for both intrinsic-input resistance and charge-deficit NQS models
XRCRG2	1.0	Yes	Parameter to account for the excess channel diffusion resistance for both intrinsic input resistance and charge-deficit NQS models
RBPB	50.0ohm	No	Resistance connected between bNodePrime and bNode
RBPB	50.0ohm	No	Resistance connected between bNodePrime and dbNode

Parameter	Default	Binnable	Description
RBPS	50.0ohm	No	Resistance connected between bNodePrime and sbNode
RBDB	50.0ohm	No	Resistance connected between dbNode and dbNode
RBSB	50.0ohm	No	Resistance connected between sbNode and bNode
GBMIN	1.0e-12mho	No	Conductance in parallel with each of the five substrate resistances to avoid potential numerical instability due to unreasonably too large a substrate resistance

Flicker and Thermal Noise Model Parameters

Parameter	Default	Binnable	Description
NOIA	$6.25e41 \text{ (eV)}^{-1} \text{s}^{1-\text{EF}} \text{m}^{-3}$ for NMOS; $6.188e40 \text{ (eV)}^{-1} \text{s}^{1-\text{EF}} \text{m}^{-3}$ for PMOS	No	Flicker noise parameter A
NOIB	$3.125e26 \text{ (eV)}^{-1} \text{s}^{1-\text{EF}} \text{m}^{-1}$ for NMOS; $1.5e25 \text{ (eV)}^{-1} \text{s}^{1-\text{EF}} \text{m}^{-1}$ for PMOS	No	Flicker noise parameter B
NOIC	$8.75 \text{ (eV)}^{-1} \text{s}^{1-\text{EF}} \text{m}$	No	Flicker noise parameter C
EM	4.1e7V/m	No	Saturation field
AF	1.0	No	Flicker noise exponent
EF	1.0	No	Flicker noise frequency exponent

Parameter	Default	Binnable	Description
KF	$0.0 A^{2-EF_S} 1-EF_F$	No	Flicker noise coefficient
NTNOI	1.0	No	Noise factor for short-channel devices for TNOIMOD=0 only
TNOIA	1.5	No	Coefficient of channel-length dependence of total channel thermal noise
TNOIB	3.5	No	Channel-length dependence parameter for channel thermal noise partitioning

Layout-Dependent Parasitics Model Parameters

Parameter	Default	Binnable	Description
DMCG	0.0m	No	Distance from S/D contact center to the gate edge
DMCI	DMCG	No	Distance from S/D contact center to the isolation edge in the channel-length direction
DMDG	0.0m	No	Same as DMCG, but merged device only
DMCGT	0.0m	No	DMCG of test structures
NF	1	No	Number of device figures
DWJ	DWC (in CVmodel)	No	Offset of the S/D junction width
MIN	0	No	Whether to minimize the number of drain or source diffusions for even-number fingered device

Parameter	Default	Binnable	Description
XGW	0.0m	No	Distance from the gate contact to the channel edge
XGL	0.0m	No	Offset of the gate length due to variations in patterning
NGCON	1	No	Number of gate contacts

Asymmetric Source/Drain Junction Diode Model Parameters

Parameter	Default	Binnable	Description
IJTHSREV	IJTHSREV=0.1A	No	Limiting current in reverse bias region
IJTHDREV	IJTHDREV=IJTHSREV	No	Limiting current in reverse bias region
IJTHSFWD	IJTHSFWD=0.1A	No	Limiting current in forward bias region
IJTHDFWD	IJTHDFWD=IJTHSFWD	No	Limiting current in forward bias region
XJBVS	XJBVS=1.0	No	Fitting parameter for diode breakdown
XJBVD	XJBVD=XJBVS	No	Fitting parameter for diode breakdown
BVS	BVS=10.0V	No	Breakdown voltage
BVD	BVD=BVS	No	Breakdown voltage
JSS	JSS=1.0e-4A/m ²	No	Bottom junction reverse saturation current density
JSD	JSD=JSS	No	Bottom junction reverse saturation current density
JSWS	JSWS=0.0A/m	No	Isolation-edge sidewall reverse saturation current density

Parameter	Default	Binnable	Description
JSWD	JSWD=JSWS	No	Isolation-edge sidewall reverse saturation current density
JSWGS	JSWGS=0.0A/m	No	Gate-edge sidewall reverse saturation current density
JSWGD	JSWGD=JSWGS	No	Gate-edge sidewall reverse saturation current density
CJS	CJS=5.0e-4 F/m ²	No	Bottom junction capacitance per unit area at zero bias
CJD	CJD=CJS	No	Bottom junction capacitance per unit area at zero bias
MJS	MJS=0.5	No	Bottom junction capacitance grading coefficient
MJD	MJD=MJS	No	Bottom junction capacitance grading coefficient
MJSWS	MJSWS=0.33	No	Isolation-edge sidewall junction capacitance grading coefficient
MJSWD	MJSWD=MJSWS	No	Isolation-edge sidewall junction capacitance grading coefficient
CJSWS	CJSWS=5.0e-10 F/m	No	Isolation-edge sidewall junction capacitance per unit area
CJSWD	CJSWD=CJSWS	No	Isolation-edge sidewall junction capacitance per unit area
CJSWGS	CJSWGS=CJSWS	No	Gate-edge sidewall junction capacitance per unit length
CJSWGD	CJSWGD=CJSWS	No	Gate-edge sidewall junction capacitance per unit length
MJSWGS	MJSWGS=MJSWS	No	Gate-edge sidewall junction capacitance grading coefficient

Parameter	Default	Binnable	Description
MJSWGD	MJSWGD=MJSWS	No	Gate-edge sidewall junction capacitance grading coefficient
PBS	PBS=1.0V	No	Bottom junction built-in potential
PBD	PBD=PBS	No	Bottom junction built-in potential
PBSWS	PBSWS=1.0V	No	Isolation-edge sidewall junction built-in potential
PBSWD	PBSWD=PBSWS	No	Isolation-edge sidewall junction built-in potential
PBSWGS	PBSWGS=PBSWS	No	Gate-edge sidewall junction built-in potential
PBSWGD	PBSWGD=PBSWS	No	Gate-edge sidewall junction built-in potential

Temperature Dependence Parameters

Parameter	Default	Binnable	Description
TNOM	27°C	No	Temperature at which parameters are extracted
UTE	-1.5	Yes	Mobility temperature exponent
KT1	-0.11V	Yes	Temperature coefficient for threshold voltage
KT1L	0.0V μ m	Yes	Channel length dependence of the temperature coefficient for threshold voltage
KT2	0.022	Yes	Body-bias coefficient of V_{th} temperature effect
UA1	1.0e-9m/V	Yes	Temperature coefficient for UA

Parameter	Default	Binnable	Description
UB1	-1.0e-18 (m/V ²)	Yes	Temperature coefficient for UB
UC1	0.067V ⁻¹ for MOBMOD=1; 0.025m/V ² for MOBMOD=0 and 2	Yes	Temperature coefficient for UC
AT	3.3e4m/s	Yes	Temperature coefficient for saturation velocity
PRT	0.0ohm-m	Yes	Temperature coefficient for Rdsw
NJS, NJD	NJS=1.0; NJD=NJS	No	Emission coefficients of junction for source and drain junctions, respectively
XTIS, XTID	XTIS=3.0; XTID=XTIS	No	Junction current temperature exponents for source and drain junction, respectively
TPB	0.0V/K	No	Temperature coefficient of PB
TPBSW	0.0V/K	No	Temperature coefficient of PBSW
TPBSWG	0.0V/K	No	Temperature coefficient of PBSWG
TCJ	0.0K ⁻¹	No	Temperature coefficient of CJ
TCJSW	0.0K ⁻¹	No	Temperature coefficient of CJSW
TCJSWG	0.0K ⁻¹	No	Temperature coefficient of CJSWG

***dW* and *dL* Parameters**

Parameter	Default	Binnable	Description
WL	$0.0m^{WLN}$	No	Coefficient of length dependence for width offset
WLN	1.0	No	Power of length dependence of width offset
WW	$0.0m^{WWN}$	No	Coefficient of width dependence for width offset
WWN	1.0	No	Power of width dependence of width offset
WWL	$0.0 m^{WWN+WLN}$	No	Coefficient of length and width cross term dependence for width offset
LL	$0.0m^{LLN}$	No	Coefficient of length dependence for length offset
LLN	1.0	No	Power of length dependence for length offset
LW	$0.0m^{LWN}$	No	Coefficient of width dependence for length offset
LWN	1.0	No	Power of width dependence for length offset
LWL	$0.0 m^{LWN+LLN}$	No	Coefficient of length and width cross term dependence for length offset
LLC	LL	No	Coefficient of length dependence for CV channel length offset
LWC	LW	No	Coefficient of width dependence for CV channel length offset

Parameter	Default	Binnable	Description
LWLC	LWL	No	Coefficient of length and width cross-term dependence for CV channel length offset
WLC	WL	No	Coefficient of length dependence for CV channel width offset
WWC	WW	No	Coefficient of width dependence for CV channel width offset
WWLC	WWL	No	Coefficient of length and width cross-term dependence for CV channel width offset

Range Parameters for Model Application

Parameter	Default	Binnable	Description
LMIN	0.0m	No	Minimum channel length
LMAX	1.0m	No	Maximum channel length
WMIN	0.0m	No	Minimum channel width
WMAX	1.0m	No	Maximum channel width

Level 55 EPFL-EKV MOSFET Model

The EPFL-EKV MOSFET model is a scalable and compact simulation model built on fundamental physical properties of the MOS structure. This model is dedicated to the design and simulation of low-voltage, low-current analog, and mixed analog-digital circuits using submicron CMOS technologies.

This section provides a description of the equations and parameters used for the computer simulation version of the EPFL-EKV MOSFET model. The description concentrates on the intrinsic part of the MOSFET, and is intended to give the model user information on parameter handling and the actual equations used in the computer simulation.

The extrinsic part of the MOSFET is handled as it is often made for other MOSFET models. The extrinsic model includes the series resistances of the source and drain diffusions, which are handled as external elements, as well as junction currents and capacitances.

Single Equation Model

The EPFL-EKV MOSFET model is in principle formulated as a ‘single expression’, which preserves continuity of first- and higher-order derivatives with respect to any terminal voltage, in the entire range of validity of the model. The analytical expressions of first-order derivatives as transconductances and transcapacitances are not presented in this section but are also available for computer simulation.

Effects Modeled

The EPFL-EKV MOSFET model version 2.6 includes modeling of the following physical effects:

- Basic geometrical and process related aspects as oxide thickness, junction depth, effective channel length and width
- Effects of doping profile, substrate effect
- Modeling of weak, moderate, and strong inversion behavior

- Modeling of mobility effects due to vertical and lateral fields, velocity saturation
- Short-channel effects as channel-length modulation (CLM), source and drain charge-sharing (including for narrow channel widths), reverse short channel effect (RSCE)
- Modeling of substrate current due to impact ionization
- Quasi-static charge-based dynamic model
- Thermal and flicker noise modeling
- First-order non-quasi-static model for the transadmittances
- Short-distance geometry- and bias-dependent device matching.

Coherence of Static and Dynamic Models

All aspects regarding the static, the quasi-static and non-quasi-static dynamic and noise models are all derived in a coherent way from a single characteristic, the normalized transconductance-to-current ratio. Symmetric normalized forward and reverse currents are used throughout these expressions. For quasi-static dynamic operation, both a charge-based model for the node charges and trans-capacitances, and a simpler capacitances model are available. The dynamic model, including the time constant for the nonquasi-static model, is described in symmetrical terms of the forward and reverse normalized currents. The charge formulation is further used to express effective mobility dependence of local field.

Bulk Reference and Symmetry

Voltages are all referred to the local substrate:

$$V_G = V_{GB} \quad \text{Intrinsic gate-to-bulk voltage}$$


$$V_S = V_{SB} \quad \text{Intrinsic source-to-bulk voltage}$$

$$V_D = V_{DB} \quad \text{Intrinsic drain-to-bulk voltage}$$

V_S and V_D are the intrinsic source and drain voltages, which means that the voltage drop over extrinsic resistive elements is supposed to have already been accounted for externally. V_D is the electrical drain voltage, and is chosen such that $V_D \geq V_S$. Bulk reference allows the model to be handled symmetrically with respect to source and drain, a symmetry that is inherent in common MOS technologies (excluding non-symmetric source-drain layouts).

Note: Intrinsic model equations are presented for an N-channel MOSFET. P-channel MOSFETs are dealt with as pseudo-N-channel, i.e. the polarity of the voltages (V_G , V_S , V_D , as well as V_{FB} , V_{TO} and TCV) is reversed prior to computing the current for P-channel, which is given a negative sign. No other distinctions are made between N-channel and P-channel, with the exception of the η factor for effective mobility calculation.

Equivalent Circuit



This figure represents the intrinsic and extrinsic elements of the MOS transistor. For quasi-static dynamic operation, only the intrinsic capacitances from the simpler capacitances model are shown here. However, a charge-based transcapacitances model is also available for computer simulation.

Device Input Variables

Name	Unit	Default	Description
L	m	-	Channel length
W	m	-	Channel width
M or NP	-	1.0	Parallel multiple device number
N or NS	-	1.0	Series multiple device number

EKV Intrinsic Model Parameters

Process Related Parameters

Name	Unit	Default	Range	Description
COX ^a	F/m ²	0.7E-3	-	Gate oxide capacitance per unit area
XJ	m	0.1E-6	$\geq 1.0\text{E-}9$	Junction depth
DW ^b	m	0	-	Channel width correction
DL	m	0	-	Channel length correction

a. The default value of COX can be calculated as a function of TOX.

b. DL and DW parameters usually have a negative value; see effective length and width calculation.

Basic Intrinsic Model Parameters

Name	Unit	Default ^a	Range	Description
VTO ^b	v	0.5	-	Long-channel threshold voltage
GAMMA	\sqrt{V}	1.0	≥ 0	Body effect parameter
PHI	v	0.7	≥ 0.1	Bulk Fermi potential (*2)
KP	A/V^2	50.0E-6	-	Transconductance parameter
E0 (EO)	V/m	1.0E12	$\geq 1E5$	Mobility reduction coefficient
UCRIT	V/m	2.0E6	$\geq 1E5$	Longitudinal critical field

a. The default values of VTO, GAMMA, PHI, KP can be calculated as function of TOX, NSUB, UO,VFB for the purpose of statistical circuit simulation.

b. As V_G , VTO is also referred to the bulk.

Optional Parameters

The following parameters accommodate scaling behavior of the process and basic intrinsic model parameters, as well as statistical circuit simulation. Note that the parameters TOX, NSUB, VFB, UO, and VMAX are only used if COX, GAMMA and/or PHI, VTO, KP and UCRIT are *not* specified, respectively. Further, a simpler mobility reduction model due to vertical field is accessible. The mobility reduction coefficient THETA is only used if E0 is *not* specified.

Name	Unit ^a	Default	Range	Description
TOX ^b	m	-	≥ 0	Oxide thickness
NSUB ^c	cm^{-3}	-	≥ 0	Channel doping
VFB ^d	v	-	-	Flat-band voltage
UO ^e	$cm^2/(Vs)$	-	≥ 0	Low-field mobility

Name	Unit ^a	Default	Range	Description
VMAX ^f	m/s	-	≥ 0	Saturation velocity
THETA ^g	1/V	0	≥ 0	Mobility reduction coefficient

a. In this example, cm is the basic unit for NSUB and UO, while TOX and VMAX are in m

b. Optional parameter used to calculate COX.

c. Optional parameter accounting for the dependence of GAMMA on COX, as well as for calculation of PHI.

d. Optional parameter used to calculate VTO as a function of COX, GAMMA, PHI.

e. Optional parameter accounting for the dependence of KP on COX.

f. Optional parameter used to calculate UCRIT.

g. Optional parameter for mobility reduction due to vertical field.

Channel Length Modulation and Charge Sharing Parameters

Name	Unit	Default	Range	Description
LAMBDA	-	0.5	≥ 0	Depletion length coefficient (channel length modulation)
WETA	-	0.25	-	Narrow-channel effect coefficient
LETA	-	0.1	-	Short-channel effect coefficient

Reverse Short-channel Effect Parameters

Name	Unit	Default	Range	Description
Q0 (QO)	$A \cdot s/m^2$	0	-	Reverse short channel effect peak charge density
LK	m	0.29E-6	$\geq 1.0E-8$	Reverse short channel effect characteristic length

Impact Ionization Related Parameters

Name	Unit	Default	Range	Description
IBA	1/m	0	-	First impact ionization coefficient
IBB	V/m	3.0E8	$\geq 1.0E8$	Second impact ionization coefficient
IBN	-	1.0	≥ 0.1	Saturation voltage factor for impact ionization

Intrinsic Model Temperature Parameters

Name	Unit	Default	Description
TCV	V/K	1.0E-3	Threshold voltage temperature coefficient
BEX	-	-1.5	Mobility temperature exponent
UCEX	-	0.8	Longitudinal critical field temperature exponent
IBBT	1/K	9.0E-4	Temperature coefficient for IBB

Matching Parameters

Name	Unit	Default	Description
AVTO	V _m	0 ^a	Area related threshold voltage mismatch parameter
AKP	m	0	Area related gain mismatch parameter
AGAMMA	$\sqrt{V_m}$	0	Area related body effect mismatch parameter

a. Only DEV values are applicable to the statistical matching parameters (AVTO, AGAMMA, AKP) for Monte-Carlo type simulations. Default is 1E-6 for all three parameters in some implementations, to allow sensitivity analysis on the matching parameters. LOT specifications should not be used for AVTO, AGAMMA, AKP.

Flicker Noise Parameters

Name	Unit	Default	Description
KF	- ^a	0	Flicker noise coefficient
AF	-	1	Flicker noise exponent

a. Unit of KF may depend on flicker noise model chosen if options are available.

Setup Parameters

Name	Unit	Default	Description
NQS ^a	-	0	Non-Quasi-Static (NQS) operation switch
SATLIM ^b	-	exp(4)	Ratio defining the saturation limit i_f/i_r

Name	Unit	Default	Description
XQC ^c	-	0.4	Charge/capacitance model selector

a. NQS=1 switches Non-Quasi-Static operation on, default is off (NQS model option may not be available in all implementations).

b. Only used for operating point information. (SATLIM option may not be available in all implementations).

c. Selector for charges/transcapacitances (default) or capacitances only model. XQC=0.4: charges/transcapacitances model; XQC=1: capacitances only model. (XQC model option may not be available in all implementations).

Static Intrinsic Model Equations

Basic Definitions

$$\epsilon_{\text{si}} = \text{SCALE} \cdot 104.5 \times 10^{-12} [\text{F/m}] \quad \text{Permittivity of silicon}$$

$$\epsilon_{\text{ox}} = \text{SCALE} \cdot 34.5 \times 10^{-12} [\text{F/m}] \quad \text{Permittivity of silicon dioxide}$$

$$q = 1.602 \times 10^{-19} [\text{C}] \quad \text{Magnitude of electron charge}$$

$$k = 1.3807 \times 10^{-23} [\text{J K}^{-1}] \quad \text{Boltzmann constant}$$

$$T_{\text{ref}} = 300.15 [\text{K}] \quad \text{Reference temperature}$$

$$T_{\text{nom}} [\text{K}] \quad \text{Nominal temperature of model parameters}$$

$$T [\text{K}] \quad \text{Model simulation temperature}$$

$$V_t(T) = \frac{k \cdot T}{q} \quad \text{Thermal voltage}$$

$$E_g(T) = \left(1.16 - 0.000702 \cdot \frac{T^2}{T + 1108} \right) [\text{eV}] \quad \text{Energy gap}$$

$$n_i(T) = 1.45 \times 10^{16} \cdot \left(\frac{T}{T_{\text{ref}}} \right) \cdot \exp \left(\frac{E_g(T_{\text{ref}})}{2 \cdot V_t(T_{\text{ref}})} - \frac{E_g(T)}{2 \cdot V_t(T)} \right) [\text{m}^{-3}] \quad \text{Intrinsic carrier concentration}$$

Parameter Preprocessing

Handling of Model Parameters for P-channel MOSFETs

For P-channel devices, the sign of VFB, VTO and TCV is inversed before processing. Therefore, VTO and TCV are usually positive and VFB negative for N-channel, and vice versa for P-channel MOSFETs.

Intrinsic Parameters Initialization

The basic intrinsic model parameters COX, GAMMA, PHI, VTO, KP and UCRIT are related to the fundamental process parameters TOX, NSUB, VFB, UO, VMAX, respectively, similarly as in early SPICE models. For the purpose of statistical circuit simulation, it is desirable to introduce parameter variations on the level of the latter parameters. These dependencies are also of interest if device scaling is to be analyzed, and are useful when parameter sets should be obtained from other MOSFET models. Therefore, the possibility is introduced to use the following relations:

If COX is not specified, then it is initialized as:

$$\text{COX} = \begin{cases} \epsilon_{\text{ox}} / \text{TOX} & \text{for: TOX} > 0 \\ \text{default} & \text{otherwise} \end{cases}$$

If GAMMA is not specified, then it is initialized as:

$$\text{GAMMA} = \begin{cases} \frac{\sqrt{2q\epsilon_{\text{si}} \cdot (\text{NSUB} \cdot 10^6)}}{\text{COX}} & \text{for: NSUB} > 0 \\ \text{default} & \text{otherwise} \end{cases}$$

If PHI is not specified, then it is initialized as:

$$\text{PHI} = \begin{cases} 2V_t(T_{\text{nom}}) \cdot \ln\left(\frac{\text{NSUB} \cdot 10^6}{n_i(T_{\text{nom}})}\right) & \text{for: NSUB} > 0 \\ \text{default} & \text{otherwise} \end{cases}$$

If VTO is not specified, then it is initialized as:

$$\text{VTO} = \begin{cases} \text{VFB} + \text{PHI} + \text{GAMMA} \cdot \sqrt{\text{PHI}} & \text{if VFB specified} \\ \text{default} & \text{otherwise} \end{cases}$$

If DP is not specified, then it is initialized as:

$$\text{KP} = \begin{cases} (\text{UO} \cdot 10^{-4}) \cdot \text{COX} & \text{for: UO} > 0 \\ \text{default} & \text{otherwise} \end{cases}$$

If UCRIT is not specified, then it is initialized as:

$$\text{UCRIT} = \begin{cases} \text{VMAX}/(\text{UO} \cdot 10^{-4}) & \text{for: VMAX} > 0, \text{UO} > 0 \\ \text{default} & \text{otherwise} \end{cases}$$

If E0 is not specified, then a simplified mobility model is used with the parameter THETA:

$$\text{E0} = \begin{cases} 0 & \text{if THETA specified} \\ \text{default} & \text{otherwise} \end{cases}$$

Note: The value zero is given to *E0* here, indicating that the simplified mobility model is used in conjunction with *THETA* instead of the standard mobility model.

Optional parameters might not be available in all implementations.

Default Values and Parameter Ranges

Model parameters that are not defined in the model parameter sets are either initialized according to the above relations, or set to their default values. For certain parameters, their numerical range has to be restricted to avoid numerical problems such as divisions by zero. If a parameter given in a parameter set falls outside the specified range (see range column in the parameter tables) then its value is set to the closest acceptable value.

Intrinsic Parameters Temperature Dependence

$$V_{TO}(T) = V_{TO} - TCV \cdot (T - T_{nom})$$

$$KP(T) = KP \cdot \left(\frac{T}{T_{nom}}\right)^{BEX}$$

$$UCRIT(T) = UCRIT \cdot \left(\frac{T}{T_{nom}}\right)^{UC EX}$$

$$PHI(T) = PHI \cdot \frac{T}{T_{nom}} - 3 \cdot V_t \cdot \ln\left(\frac{T}{T_{nom}}\right) - E_g(T_{nom}) \cdot \frac{T}{T_{nom}} + E_g(T)$$

$$IBB(T) = IBB \cdot [1.0 + IBBT \cdot (T - T_{nom})]$$

Bulk Referenced Intrinsic Voltages

Voltages are all referred to the local substrate (see [‘Bulk Reference and Symmetry’](#) on page 10-91):

$$V_G = V_{GB} = V_{GS} - V_{BS} \quad \text{Intrinsic gate-to-bulk voltage}$$

$$V_S = V_{SB} = -V_{BS} \quad \text{Intrinsic source-to-bulk voltage}$$

$$V_D = V_{DB} = V_{DS} - V_{BS} \quad \text{Intrinsic drain-to-bulk voltage}$$

For P-channel devices, all signs of the above voltages are inverted prior to processing.

Effective Channel Length and Width

$$W_{\text{eff}} = W + DW$$

$$L_{\text{eff}} = L + DL$$

Note: Contrary to the convention adopted in other MOSFET models, DL and DW usually do have a negative value due to the above definition.

Short Distance Matching

Random mismatch between two transistors with identical layout and close to each other is in most cases suitably described by a law following the inverse of the square root of the transistors' area. The following relationships have been adopted:

$$VTO_a = VTO + \frac{AVTO}{\sqrt{NP \cdot W_{\text{eff}} \cdot NS \cdot L_{\text{eff}}}}$$

$$KP_a = KP \cdot \left(1 + \frac{AKP}{\sqrt{NP \cdot W_{\text{eff}} \cdot NS \cdot L_{\text{eff}}}} \right)$$

$$GAMMA_a = GAMMA + \frac{AGAMMA}{\sqrt{NP \cdot W_{\text{eff}} \cdot NS \cdot L_{\text{eff}}}}$$

These model equations are only applicable in Monte-Carlo and sensitivity simulations.

Note that since negative values for both KP_a and $GAMMA_a$ are not physically meaningful, these are clipped at zero.

Reverse Short-channel Effect (RSCE)

$$C_{\varepsilon} = 4 \cdot (22 \times 10^{-3})^2 \quad C_A = 0.028$$

$$\xi = C_A \cdot \left(10 \cdot \frac{L_{\text{eff}}}{L_K} - 1 \right)$$

$$\Delta V_{\text{RSCE}} = \frac{2 \cdot Q_0}{C_{\text{OX}}} \cdot \frac{1}{\left[1 + \frac{1}{2} \cdot (\xi + \sqrt{\xi^2 + C_{\varepsilon}}) \right]^2}$$

Effective Gate Voltage Including RSCE

$$V_G' = V_G - V_{\text{TO}_a} - \Delta V_{\text{RSCE}} + \text{PHI} + \text{GAMMA}_a \sqrt{\text{PHI}}$$

Effective substrate factor including charge-sharing for short and narrow channels

Pinch-off voltage for narrow-channel effect:

$$V_{\text{P0}} = \begin{cases} V_{G'} - \text{PHI} - \text{GAMMA}_a \left(\sqrt{V_{G'} + \left(\frac{\text{GAMMA}_a}{2} \right)^2} - \frac{\text{GAMMA}_a}{2} \right) & \text{for: } V_{G'} > 0 \\ -\text{PHI} & \text{for: } V_{G'} \leq 0 \end{cases}$$

Effective substrate factor accounting for charge-sharing:

$$V'_{\text{S(D)}} = \frac{1}{2} \cdot [V_{\text{S(D)}} + \text{PHI} + \sqrt{(V_{\text{S(D)}} + \text{PHI})^2 + (4V_t)^2}]$$

Note: Equation prevents the argument of the square roots in the subsequent code from becoming negative.

$$\gamma^{\circ} = \text{GAMMA}_a - \frac{\epsilon_{\text{si}}}{\text{COX}} \cdot \left[\frac{\text{LETA}}{L_{\text{eff}}} \cdot (\sqrt{V'_S} + \sqrt{V'_D}) - \frac{3 \cdot \text{WETA}}{W_{\text{eff}}} \cdot \sqrt{V_{P0} + \text{PHI}} \right]$$

$$\gamma' = \frac{1}{2} \cdot (\gamma^{\circ} + \sqrt{\gamma^{\circ 2} + 0.1 \cdot V_t})$$

Note: The purpose of Equation is to prevent the effective substrate factor from becoming negative.

Pinch-off Voltage Including Short- and Narrow-channel Effects

$$V_P = \begin{cases} V_{G'} - \text{PHI} - \gamma' \cdot \left(\sqrt{V_{G'} + \left(\frac{\gamma'}{2}\right)^2} - \frac{\gamma'}{2} \right) & \text{for: } V_{G'} > 0 \\ -\text{PHI} & \text{for: } V_{G'} \leq 0 \end{cases}$$

Note that the pinch-off voltage accounts for channel doping effects such as threshold voltage and substrate effect. For long-channel devices, V_p is a function of gate voltage; for short-channel devices, it becomes also a function of source and drain voltage due to the charge-sharing effect.

Slope Factor

$$n = 1 + \frac{\text{GAMMA}_a}{2 \cdot \sqrt{V_P + \text{PHI} + 4V_t}}$$

Note that the slope factor (or body effect factor), which is primarily a function of the gate voltage, is linked to the weak inversion slope.

Large Signal Interpolation Function

$F(v)$ is the large-signal interpolation function relating the normalized currents to the normalized voltages. A simple and accurate expression for the transconductance-to-current ratio allows a consistent formulation of the static large-signal interpolation function, the dynamic model for the intrinsic charges (and capacitances) as well as the intrinsic time constant and the thermal noise model for the whole range of current from weak to strong inversion:

$$\frac{g_{ms} \cdot V_t}{I_{DS}} = \frac{1}{\sqrt{0.25 + i} + 0.5}$$

Large-signal interpolation function:

$$y = \sqrt{0.25 + i} - 0.5$$

$$v = 2y + \ln(y)$$

Unfortunately, Eqn. cannot be inverted analytically. However, it can be inverted using a Newton-Raphson iterative scheme. Currently, a simplification of this algorithm that avoids iteration is used, leading to a continuous expression for the large signal interpolation function. The (inverted) large signal interpolation function has the following asymptotes in strong and weak inversion respectively:

$$F(v) = \begin{cases} (v/2)^2 & \text{for: } v \gg 0 \\ \exp(v) & \text{for: } v \ll 0 \end{cases}$$

Forward Normalized Current

$$i_f = F\left[\frac{V_P - V_S}{V_t}\right]$$

Velocity Saturation Voltage

$$V_C = U_{CRIT} \cdot NS \cdot L_{eff}$$

Note: Equation accounts for multiple series device number NS .

$$V_{DSS} = V_C \cdot \left[\sqrt{\frac{1}{4} + \frac{V_t}{V_C} \cdot \sqrt{i_f}} - \frac{1}{2} \right]$$

Note: The variable V_{DSS} in this formulation for computer simulation is half the value of the actual saturation voltage.

Drain-to-source Saturation Voltage for Reverse Normalized Current

$$V_{DSS}' = V_C \cdot \left[\sqrt{\frac{1}{4} + \frac{V_t}{V_C} \cdot \left(\sqrt{i_f} - \frac{3}{4} \cdot \ln(i_f) \right)} - \frac{1}{2} \right] + V_t \cdot \left[\ln\left(\frac{V_C}{2V_t}\right) - 0.6 \right]$$

Channel-length Modulation

$$\Delta V = 4 \cdot V_t \cdot \sqrt{LAMBDA \cdot \left(\sqrt{i_f} - \frac{V_{DSS}}{V_t} \right) + \frac{1}{64}}$$

$$V_{ds} = \frac{V_D - V_S}{2}$$

$$V_{ip} = \sqrt{V_{DSS}^2 + \Delta V^2} - \sqrt{(V_{ds} - V_{DSS})^2 + \Delta V^2}$$

$$L_C = \sqrt{\frac{\epsilon_{si}}{COX}} \cdot XJ$$

$$\Delta L = L_{\text{AMBDA}} \cdot L_C \cdot \ln\left(1 + \frac{V_{ds} - V_{ip}}{L_C \cdot U_{CRIT}}\right)$$

Equivalent Channel Length Including Channel-length Modulation and Velocity Saturation

$$L' = NS \cdot L_{\text{eff}} - \Delta L + \frac{V_{ds} + V_{ip}}{U_{CRIT}}$$

$$L_{\text{min}} = NS \cdot L_{\text{eff}} / 10$$

Note: Equation and Equation account also for multiple series device number NS.

$$L_{\text{eq}} = \frac{1}{2} \cdot (L' + \sqrt{L'^2 + L_{\text{min}}^2})$$

Note: Equation prevents the equivalent channel length to become zero or negative.

Reverse Normalized Current

Reverse normalized current:

$$i_r' = F \left[\frac{V_P - V_{ds} - V_S - \sqrt{V_{DSS}'^2 + \Delta V^2} + \sqrt{(V_{ds} - V_{DSS}')^2 + \Delta V^2}}{V_t} \right]$$

Reverse normalized current for mobility model, intrinsic charges/capacitances, thermal noise model and NQS time-constant:

$$i_r = F \left[\frac{V_P - V_D}{V_t} \right]$$

Transconductance Factor and Mobility Reduction Due to Vertical Field

$$\beta_0 = K P_a \cdot \frac{NP \cdot W_{eff}}{L_{eq}}$$

Note that the use of the device parameter NP (or M) gives accurate results for simulation of parallel devices, whereas the use of NS (or N) for series devices is only approximate. Note that L_{eq} accounts for multiple series device number NS.

$$\eta = \begin{cases} 1/2 & \text{for NMOS} \\ 1/3 & \text{for PMOS} \end{cases}$$

$$q_{B0} = GAMMA_a \cdot \sqrt{PHI}$$

$$\beta_0' = \beta_0 \cdot \left(1 + \frac{COX}{E0 \cdot \epsilon_{si}} \cdot q_{B0} \right)$$

$$\beta = \frac{\beta_0'}{1 + \frac{COX}{E0 \cdot \epsilon_{si}} \cdot V_t \cdot |q_B + \eta \cdot q_I|}$$

For the definition of the normalized depletion and inversion charges q_B and q_I refer to the section on the node charges. The use of β_0' ensures that $\beta \approx \beta_0$ when $q_I \ll q_B$. The formulation of β arises from the integration of the local effective field as a function of depletion and inversion charge densities along the channel. No substrate bias dependency is needed due to the inclusion of depletion charge. Note that the resulting mobility expression also depends on V_{DS} .

Simple Mobility Reduction Model

For compatibility with the former EKV model versions (prior to v2.6), you can choose the simpler mobility reduction model, which uses the THETA parameter.

If you do *not* specify the E0 model parameter (see parameter preprocessing), the simpler mobility model is taken into account according to:

$$V_P' = \frac{1}{2} \cdot (V_P + \sqrt{V_P^2 + 2V_t^2})$$

$$\beta = \frac{\beta_0}{1 + \text{THETA} \cdot V_P'}$$

Specific Current

$$I_S = 2 \cdot n \cdot \beta \cdot V_t^2$$

Drain-to-source Current

$$I_{DS} = I_S \cdot (i_f - i_r')$$

For P-channel devices, I_{DS} is given a negative sign.

Note: This drain current expression is a single equation, valid in all operating regions: weak, moderate and strong inversion, non-saturation and saturation. It is therefore not only continuous among all these regions, but also continuously derivable.

Transconductances

The transconductances are obtained through derivation of the drain current:

$$g_{mg} \equiv \frac{\partial I_{DS}}{\partial V_G} \quad g_{ms} \equiv -\frac{\partial I_{DS}}{\partial V_S} \quad g_{md} \equiv \frac{\partial I_{DS}}{\partial V_{DS}}$$

In the following relationships, the source for the derivatives is a reference:

$$g_m \equiv \frac{\partial I_{DS}}{\partial V_{GS}} = g_{mg} \quad g_{mbs} \equiv \frac{\partial I_{DS}}{\partial V_{BS}} = g_{ms} - g_{mg} - g_{md} \quad g_{ds} \equiv \frac{\partial I_{DS}}{\partial V_{DS}} = g_{md}$$

The analytic derivatives are available with the model code.

Impact Ionization Current

$$V_{ib} = V_D - V_S - I_{BN} \cdot 2 \cdot V_{DSS}$$

$$I_{DB} = \begin{cases} I_{DS} \cdot \frac{I_{BA}}{I_{BB}} \cdot V_{ib} \cdot \exp\left(\frac{-I_{BB} \cdot L_C}{V_{ib}}\right) & \text{for: } V_{ib} > 0 \\ 0 & \text{for: } V_{ib} \leq 0 \end{cases}$$

Note that the factor 2 in the expression for V_{ib} accounts for the fact that the numerical value of V_{DSS} is half the actual saturation voltage. Further note that the substrate current is intended to be treated as a component of the total extrinsic drain current, flowing from the drain to the bulk. The total drain current is therefore expressed as $I_D = I_{DS} + I_{DB}$.

The substrate current therefore also affects the total extrinsic conductances, in particular the drain conductance.

Quasi-static Model Equations

Both a charge-based model for transcapacitances, allowing charge-conservation during transient analysis, and a simpler capacitances-based model are available. Note that the charges model is formulated in symmetric terms of the forward and reverse normalized currents, that is, symmetrical for both drain and source sides.

Further note that short-channel effects, as charge-sharing and reverse short-channel effects, are included in the dynamic model through the pinch-off voltage.

Dynamic Model for the Intrinsic Node Charges

$$n_q = 1 + \frac{GAMMA_a}{2 \cdot \sqrt{V_P + PHI + 10^{-6}}}$$

Normalized Intrinsic Node Charges:

$$x_f = \sqrt{\frac{1}{4} + i_f}$$

$$x_r = \sqrt{\frac{1}{4} + i_r}$$

$$q_D = -n_q \cdot \left(\frac{4}{15} \cdot \frac{3x_r^3 + 6x_r^2 x_f + 4x_r x_f^2 + 2x_f^3}{(x_f + x_r)^2} - \frac{1}{2} \right)$$

$$q_S = -n_q \cdot \left(\frac{4}{15} \cdot \frac{3x_f^3 + 6x_f^2 x_r + 4x_f x_r^2 + 2x_r^3}{(x_f + x_r)^2} - \frac{1}{2} \right)$$

$$q_I = q_S + q_D = -n_q \cdot \left(\frac{4}{3} \cdot \frac{x_f^2 + x_f x_r + x_r^2}{x_f + x_r} - 1 \right)$$

$$q_B = \begin{cases} (-\text{GAMMA}_a \cdot \sqrt{V_P + \text{PHI}} + 10^{-6}) \cdot \frac{1}{V_t} - \left(\frac{n_q - 1}{n_q} \right) \cdot q_I & \text{for: } V'_G > 0 \\ -V'_G \cdot \frac{1}{V_t} & \text{for: } V'_G \leq 0 \end{cases}$$

$$q_G = -q_I - q_{OX} - q_B$$

q_{OX} is a fixed oxide charge assumed to be zero. The above equation expresses the charge conservation among the four nodes of the transistor.

Total Charges:

$$C_{ox} = C_{OX} \cdot NP \cdot W_{eff} \cdot NS \cdot L_{eff}$$

$$Q_{(I, B, D, S, G)} = C_{ox} \cdot V_t \cdot q_{(I, B, D, S, G)}$$

Intrinsic Capacitances

Transcapacitances

The intrinsic capacitances are obtained through derivation of the node charges with respect to the terminal voltages:

$$C_{xy} = \pm \frac{\partial}{\partial V_y}(Q_x) \quad x, y = G, D, S, B$$

where the positive sign is chosen when $x = y$ and the negative sign otherwise. The result is simple, continuous analytical expressions for all transcapacitances in terms of x_f , x_r , the pinch-off voltage and the slope factor, and derivatives thereof, from weak to strong inversion and non-saturation to saturation.

Normalized Intrinsic Capacitances

A simplified capacitive dynamic model, using the five intrinsic capacitances corresponding to the [‘Equivalent Circuit’ on page 10-92](#), can be obtained when neglecting the slight bias dependence of the slope factor n , resulting in the following simple functions:

$$c_{gs} = \frac{2}{3} \cdot \left(1 - \frac{x_r^2 + x_r + \frac{1}{2}x_f}{(x_f + x_r)^2} \right)$$

$$c_{gd} = \frac{2}{3} \cdot \left(1 - \frac{x_f^2 + x_f + \frac{1}{2}x_r}{(x_f + x_r)^2} \right)$$

$$c_{gb} = \left(\frac{n_q - 1}{n_q} \right) \cdot (1 - c_{gs} - c_{gd})$$

$$c_{sb} = (n_q - 1) \cdot c_{gs}$$

$$c_{db} = (n_q - 1) \cdot c_{gd}$$

To choose this simplified capacitances model, set XQC=1.

Total Intrinsic Capacitances

$$C_{(gs, gd, gb, sb, db)} = C_{ox} \cdot c_{(gs, gd, gb, sb, db)}$$

Non-Quasi-Static (NQS) Model Equations

The EKV model includes a first order NQS model for small-signal (.AC) simulations. The expression of the NQS drain current is obtained from the quasi-static value of the drain current which is then 1st-order low-pass filtered. NQS is a flag (model parameter) allowing to disable the NQS model and τ is the bias dependent characteristic time constant.

τ_0 is the intrinsic time constant defined as:

$$\tau_0 = \frac{(NS \cdot L_{eff})^2}{2 \cdot \mu_{eff} \cdot V_t} = \frac{C_{ox}}{2 \cdot V_t \cdot \beta}$$

$$\tau = \tau_0 \cdot \frac{4}{15} \cdot \frac{(x_f^2 + 3x_f x_r + x_r^2)}{(x_f + x_r)^3}$$

$$I_{DS}(s) = \frac{I_{DS}}{1 + NQS \cdot s \cdot \tau}$$

The corresponding small-signal (.AC) transadmittances are then given by:

$$Y_{mg}(s) = \frac{g_{mg}}{1 + NQS \cdot s \cdot \tau}$$

$$Y_{ms}(s) = \frac{g_{ms}}{1 + NQS \cdot s \cdot \tau}$$

$$Y_{md}(s) = \frac{g_{md}}{1 + NQS \cdot s \cdot \tau}$$

$$Y_{mbs}(s) = Y_{ms}(s) - Y_{mg}(s) - Y_{md}(s)$$

The availability of the NQS model is simulator-dependent.

Intrinsic Noise Model Equations

The noise is modeled by a current source I_{NDS} between intrinsic source and drain. It is composed of a thermal noise component and a flicker noise component and has the following Power Spectral Density (PSD):

$$S_{INDS} = S_{\text{thermal}} + S_{\text{flicker}}$$

Thermal Noise

The thermal noise component PSD is given by:

$$S_{\text{thermal}} = 4kT \cdot \frac{\mu_{\text{eff}}}{(NS \cdot L_{\text{eff}})^2} \cdot |Q_I| = 4kT \cdot \beta \cdot |q_I|$$

Note that the above thermal noise expression is *valid in all regions of operation*, including for small V_{DS} .

Flicker Noise

The flicker noise component PSD is given by:

$$S_{\text{flicker}} = \frac{KF \cdot g_{\text{mg}}^2}{NP \cdot W_{\text{eff}} \cdot NS \cdot L_{\text{eff}} \cdot COX \cdot f^{AF}}$$

Note that in some implementations, different expressions are accessible.

Operating Point Information

At operating points, the following information displays to help in circuit design:

Numerical values of model internal variables:

$V_G, V_S, V_D, I_{DS}, I_{DB}, g_{\text{mg}}, g_{\text{ms}}, g_{\text{mbs}}, g_{\text{md}}, V_P, n, \beta, I_S, i_f, i_r, i_r', \tau, \tau_0$
intrinsic charges/capacitances.

Transconductance efficiency factor:

$$\text{tef} = g_{\text{ms}} \cdot V_t / I_{DS}$$

Early voltage:

$$V_M = I_{DS} / g_{md}$$

Overdrive voltage:

$$n \cdot (V_P - V_S) \approx V_G - V_{TO_a} - n \cdot V_S$$

For P-channel devices, $n \cdot (V_P - V_S)$ is given a negative sign.

SPICE-like threshold voltage:

$$V_{TH} = V_{TO_a} + \Delta V_{RSCE} + \gamma' \cdot \sqrt{V'_S} - \text{GAMMA}_a \cdot \sqrt{\text{PHI}}$$

Note: This expression is the ‘SPICE-like’ threshold voltage (the source). It also accounts for charge-sharing and reverse short-channel effects on the threshold voltage.

For P-channel devices, V_{TH} is given a negative sign.

Saturation voltage:

$$V_{DSAT} = 2V_{DSS} + 4V_t$$

For P-channel devices, V_{DSAT} is given a negative sign.

Saturation / non-saturation flag:

$$\begin{array}{ll} \text{'SAT' or '1'} & \text{for } \frac{i_f}{i_r} > \text{SATLIM} \\ \text{'LIN' or '0'} & \text{for } \frac{i_f}{i_r} \leq \text{SATLIM} \end{array}$$

Note: Implementation of operating point information may differ in some simulators (some information might not be available).

Estimation and Limits of Static Intrinsic Model Parameters

The EKV intrinsic model parameters can roughly be estimated from SPICE level 2/3 parameters as indicated in the table below, if no parameter extraction facility is available. Attention has to be paid to units of the parameters. This estimation method can be helpful and generally gives reasonable results. Nevertheless, be aware that the underlying modeling in SPICE Level 2/3 and in the EKV model is not the same, even if the names and the function of several parameters are similar. Therefore, it is preferred if parameter extraction is made directly from measurements.

Lower and upper limits indicated in the table should give an idea on the order of magnitude of the parameters but do not necessarily correspond to physically meaningful limits, nor to the range specified in the parameter tables. These limits may be helpful for obtaining physically meaningful parameter sets when using nonlinear optimization techniques to extract EKV model parameters.

Name	Unit	Default	Example	Lower	Upper	Estimation ^a
COX	F/m ²	0.7E-3	3.45E-3	-	-	ϵ_{ox}/TOX
XJ	m	0.1E-6	0.15E-6	0.01E-6	1E-6	XJ
VTO	V	0.5	0.7	0	2	VTO
GAMMA	\sqrt{V}	1.0	0.7	0	2	$\sqrt{2q\epsilon_{si} \cdot NSUB}/COX$
PHI ^b	V	0.7	0.5	0.3	2	$2V_t \cdot \ln(NSUB/n_i)$
KP	A/V ²	50E-6	150E-6	10E-6	-	$UO \cdot COX$
E0	V/m	1.0E12	200E6	$0.1/(0.4 \cdot T\Theta X)$	-	$0.2/(THETA \cdot TOX)$
UCRIT	V/m	2.0E6	2.3E6	1.0E6	25E6	$VMAX/UO$
DL	m	0	$-0.15 \cdot L_{min}$	$-0.5 \cdot L_{min}$	$0.5 \cdot L_{min}$	$XL - 2 \cdot LD$
DW	m	0	$-0.1 \cdot W_{min}$	$-0.5 \cdot W_{mi}$	$0.5 \cdot W_{min}$	$XW - 2 \cdot WD$

Name	Unit	Default	Example	Lower	Upper	Estimation ^a
LAMBD A	-	0.5	0.8	0	3	-
LETA	-	0.1	0.3	0	2	-
WETA	-	0.25	0.2	0	2	-
Q0	As/m ²	0.0	230E-6	0	-	-
LK	m	0.29E-6	0.4E-6	0.05E-6	2E-6	-
IBA	1/m	0.0	2.0E8	0.0	5.0E8	ALPHA · VCR/L _C
IBB	V/m	3.0E8	2.0E8	1.8E8	4.0E8	VCR/L _C
IBN	-	1.0	0.6	0.4	1.0	-

a. Also compare with optional process parameters.

b. The minimum value of PHI also determines the minimum value of the pinch-off voltage. Due to the intrinsic temperature dependence of PHI, a lower value results for higher temperature, limiting the range of simulation for small currents.

$$\epsilon_{ox} = 0.0345\text{E-}9 \quad \text{F/m} \quad q = 1.609\text{E-}19 \quad \text{C} \quad k = 1.381\text{E-}23 \quad \text{J/K} \quad L_c = \sqrt{\epsilon_{si} \cdot XJ / COX}$$

$$\epsilon_{si} = 0.104\text{E-}9 \quad \text{F/m} \quad n_i = 1.45\text{E}16 \quad \text{m}^{-3} \quad V_t = kT/q = 0.0259 \quad \text{V (at room temperature)}$$

Note: Parameters in this table suppose m (meter) has been chosen as length unit. L_{min} and W_{min} are the minimum drawn length and width of the transistors. Example values are indicated for enhancement N-channel devices.

Model Updates Description

Throughout the use of the EKV v2.6 MOSFET model by many designers, several enhancements have appeared to be necessary from the model formulation point of view, or desirable from the point of view of the application of the model. This paragraph provides a summary of the updates to the EKV v2.6 model formulation and documentation since its first release. Wherever possible, backward compatibility with former formulations is maintained.

Revision I, September 1997

Description: Narrow channel effect on the substrate factor is revised to improve the transcapacitances behavior. The narrow channel effect is not anymore a function of the source voltage V_S , but of the pinch-off voltage V_P .

Consequence: the narrow channel effect parameters WETA, DW require different numerical values to achieve the same effect.

Revision II, July 1998

Intrinsic time constant

Description: Intrinsic time constant τ_0 is calculated as a function of the effective β factor (including vertical field dependent mobility and short-channel effects) instead of maximum mobility according to the KP parameter.

Consequence: the NQS time constant has an additional gate voltage dependence, resulting in more conservative (lower) estimation of the NQS time constant at high V_G , and additional dependence on short-channel effects.

Thermal noise

Description: Thermal noise power spectral density s_{thermal} is calculated as a function of the effective β factor (including vertical field dependent mobility and short-channel effects) instead of maximum mobility according to the KP parameter.

Consequence: s_{thermal} has an additional gate voltage and short-channel effect dependence.

Optional process parameters for calculating electrical intrinsic parameters

Description: The option is introduced to calculate the electrical parameters COX, GAMMA and/or PHI, VTO, KP and UCRIT as a function of the optional parameters TOX, NSUB, VFB, UO, and VMAX, respectively. NSUB and UO have *cm* as length units.

Consequence: This accommodates scaling behavior and allows more meaningful statistical circuit simulation due to decorrelation of physical effects. Compatible with former revisions except for default calculation of the parameters mentioned, if the optional parameters are specified.

Optional simplified mobility model

Description: The simple mobility model of former model versions, using the parameter THETA, is reinstated as an option.

Consequence: Simplifies adaptation from earlier model versions to the current version.

Parameter synonyms

Description: The parameters E0 and Q0 can be called by their synonyms EO and QO, respectively.

Consequence: Accommodates certain simulators where only alphabetic characters are allowed.

Operating point information

Description: The analytical expression for the ‘SPICE’-like threshold voltage V_{TH} in the operating point information is modified to include charge-sharing and reverse short-channel effects. The analytical expression for the saturation voltage V_{DSAT} in the operating point information is modified such that its value is non-zero in weak inversion.

Consequence: Improved information for the designer.

Corrections from EPFL R11, March, 1999

Equation 45, Equation 53, Equation 54, and Equation 58 have been corrected for multiple series device behavior with the NS parameter.

Corrections from EPFL R12, July 30, 1999

The following corrections were released by EPFL.

Correction 1- 99/07/30 mb (r12) corrected dGAMMAprime_dVG (narrow channel). An error has been detected in the analytical model derivatives. It is in the derivatives of GAMMAprime variable, affecting the transconductances and transcapacitances.

Correction 2- 99/07/30 mb (r12) preventing PHI from being smaller than 0.2 at init and after temperature update. For certain CMOS technologies, parameter values for the parameter PHI turn out to be as low as 400mV required to account for particular process details. When increasing the temperature from room temperature, PHI decreases due to its built-in temperature dependence, thus making PHI attain very low values, or even be negative, when reaching 100degC. To allow the model to function at these temperatures, a lower limit for PHI is introduced (200mV). Note: the usual range for this parameter is well above this value (600mV to 1V).

Correction 3- 99/06/28 mb (r12) corrected COX and KP initialization (rg).

Correction 4- 99/05/04 mb (r12) completed parameters init for XQC, DL, DW, removed IBC, ibc (cd).

Level 57 UC Berkeley BSIM3-SOI Model

The UC Berkeley SOI model (BSIM3SOI) supports Fully Depleted (FD), Partially Depleted (PD), and Dynamically Depleted (DD) SOI devices, of which BSIM3PD2.0.1 for PD SOI devices is installed as Level 57. This model is described in the “BSIM3PD2.0 MOSFET MODEL User’ Manual,” which can be found at “<http://www-device.eecs.berkeley.edu/~bsim3soi>”.

The general syntax for including a BSIM3/SOI MOSFET element in a netlist is:

General Form

```
Mxxx nd ng ns ne <np> <nb> <nT> mname <L=val>
+ <W=val> <M=val> <AD=val> <AS=val> <PD=val> <PS=val>
+ <NRD=val> <NRS=val> <NRB=val> <RTH0=val> <CTH0=val>
+ <NBC=val> <NSEG=val> <PDBCP=val> <PSBCP=val>
+ <AGBCP=val> <AEBCP=val> <VBSUSR=val> <TNODEOUT>
+ <off> <FRBODY> <BJToff=val> <IC=Vds, Vgs, Vbs, Ves, Vps>
```

where the angle brackets indicate optional parameters.

The arguments are as follows:

Mxxx	SOI MOSFET element name. Must begin with M, which can be followed by up to 1023 alphanumeric characters.
nd	Drain terminal node name or number
ng	Front gate node name or number
ns	Source terminal node name or number
ne	Back gate (or substrate) node name or number
np	External body contact node name or number
nb	Internal body node name or number
nT	Temperature node name or number
mname	MOSFET model name reference

L	SOI MOSFET channel length in meters. This parameter overrides DEFL in an OPTIONS statement. Default=DEFL with a maximum of 0.1m.
W	MOSFET channel width in meters. This parameter overrides DEFW in an OPTIONS statement. Default=DEFW.
M	Multiplier to simulate multiple SOI MOSFETs in parallel. All channel widths, diode leakages, capacitances and resistances are affected by the setting of M. Default=1.
AD	Drain diffusion area. Overrides DEFAD in the OPTIONS statement. Default=DEFAD.
AS	Source diffusion area. Overrides DEFAS in the OPTIONS statement. Default=DEFAS.
PD	Perimeter of the drain junction, including the channel edge. Overrides DEFDP in the OPTIONS statement.
PS	Perimeter of the source junction, including the channel edge. Overrides DEFPS in the OPTIONS statement.
NRD	Number of squares of drain diffusion for drain series resistance. Overrides DEFNRD in the OPTIONS statement.
NRS	Number of squares of source diffusion for source series resistance. Overrides DEFNRS in the OPTIONS statement.
NRB	Number of squares for body series resistance.
<i>FRBODY</i>	Coefficient of distributed body resistance effects default = 1.0
RTH0	Thermal resistance per unit width If not specified, RTH0 is extracted from the model card. If specified, it will override the one in the model card.

CTH0	Thermal capacitance per unit width If not specified, CTH0 is extracted from model card. If specified, it will override the one in the model card.
NBC	Number of body contact isolation edge
NSEG	Number of segments for channel width partitioning
PDBCP	Parasitic perimeter length for the body contact at drain side
PSBCP	Parasitic perimeter length for the body contact at source side
AGBCP	Parasitic gate-to-body overlap area for body contact
AEBCP	Parasitic body-to-substrate overlap area for body contact
VBSUSR	Optional initial value of Vbs specified by user for transient analysis
TNODEOUT	Temperature node flag indicating the usage of T node
OFF	Sets initial condition of element to OFF in DC analysis
BJTOFF	Turning off BJT if equal to 1
IC	Initial guess in the order (drain, front gate, internal body, back gate, external voltage). (Vps will be ignored in the case of 4-terminal device) These are used when UIC is present in the .TRAN statement and are overridden by the .IC statement.

Notes:

- If TNODEOUT is not set, specifying 4 nodes for a device floats the body, specifying 5 nodes implies the fifth node is the external body contact node with a body resistance put between the internal and the external terminals. This configuration applies to a distributed body resistance simulation.
- If TNODEOUT is set, the last node is interpreted as the temperature node. In this case, specifying 5 nodes floats the device, specifying 6 nodes implies a body-contacted case. If user specifies seven nodes, it is a body-contacted case with an accessible internal body node. The temperature node is useful for thermal coupling simulation.

Level 57 Model Parameters

Model Control Parameters

Parameter	Unit	Default	Description
Level	-	-	Level 57 for BSIM3SOI
SHMOD	-	0	Flag for self-heating: 0 - no self-heating 1 - self-heating
MOBMOD	-	1	Mobility model selector
capmod	-	2	Flag for the short channel capacitance model
noimod	-	1	Flag for noise model

Process Parameters

Parameter	Unit	Default	Description
Tsi	m	1.0e-7	Silicon film thickness
Tbox	m	3.0e-7	Buried oxide thickness
Tox	m	1.0e-8	Gate oxide thickness
Xj	m	-	S/D junction depth
Nch	1/cm ³	1.7e17	Channel doping concentration
Nsub	1/cm ³	6.0e16	Substrate doping concentration
Ngate	1/cm ³	0	Poly gate doping concentration

DC Parameters

Parameter	Unit	Default	Description
vth0	v	NMOS 0.7 PMOS -0.7	Threshold voltage @ Vbs=0 for long wide device
k1	$V^{1/2}$	0.6	First-order body effect coefficient
k1w1	m	0	First-order effect width dependent parameter
k1w2	m	0	Second-order effect width dependent parameter
k2	-	0	Second-order body effect coefficient
k3	-	0	Narrow coefficient
k3b	1/V	0	Body effect coefficient of k3
kb1	-	1	Backgate body charge coefficient
w0	m	0	Narrow width parameter
nlx	m	1.74e-7	Lateral non-uniform doping parameter
Dvt0	-	2.2	First coefficient of short-channel effect on Vth
dvt1	-	0.53	Second coefficient of short-channel effect on Vth
dvt2	1/V	-0.032	Body-bias coefficient of short-channel effect on Vth
dvt0w	-	0	First coefficient of narrow width effect on Vth for small channel length

Parameter	Unit	Default	Description
dvt1w	-	5.3e6	Second coefficient of narrow width effect on Vth for small channel length
dvt2w	1/V	-0.032	Body-bias coefficient of narrow width effect on Vth for small channel length
u0	cm ² /(V-sec)	NMOS-670 PMOS-250	Mobility at Temp=Tnom
ua	m/V	2.25e-9	First-order mobility degradation coefficient
ub	(m/V) ²	5.87e-19	Second-order mobility degradation coefficient
uc	1/V	-0.0465	Body-effect of mobility degradation coefficient
vsat	m/sec	8e4	Saturation velocity at Temp=Tnom
a0	-	1.0	Bulk charge effect coefficient for channel length
ags	1/V	0.0	Gate bias coefficient of A _{bulk}
b0	m	0.0	Bulk charge effect coefficient for channel width
b1	m	0.0	Bulk charge effect width offset
keta	1/V	-0.6	Body-bias coefficient of bulk charge effect
Ketas	V	0.0	Surface potential adjustment for bulk charge effect

Parameter	Unit	Default	Description
A1	1/V	0.0	First non-saturation effect parameter
A2	-	1.0	Second non-saturation effect parameter
rdsw	$\Omega \cdot \mu\text{m}^{wr}$	100	Parasitic resistance per unit width
prwb	$1/\text{V}^1$	0	Body effect coefficient of Rds
prwg	$1/\text{V}^{1/2}$	0	Gate bias effect coefficient of Rds
wr	-	1	Width offset from Weff for Rds calculation
nfactor	-	1	Subthreshold swing factor
wint	m	0.0	Width offset fitting parameter from I-V without bias
lint	m	0.0	Length offset fitting parameter from I-V without bias
dwg	m/V	0.0	Coefficient of Weff's gate dependence
dwb	$\text{m}/\text{V}^{1/2}$	0.0	Coefficient of Weff's substrate body bias dependence
dwbc	m	0.0	Width offset for body contact isolation edge
voff	v	-0.08	Offset voltage in the subthreshold region for large W and L
eta0	-	0.08	DIBL coefficient in the subthreshold region

Parameter	Unit	Default	Description
etab	1/V	-0.07	Body-bias coefficient for the subthreshold DIBL effect
dsub	-	0.56	DIBL coefficient exponent
cit	F/m ²	0.0	Interface trap capacitance
cdsc	F/m ²	2.4e-4	Drain/source to channel coupling capacitance
cdscb	F/m ²	0	Body-bias sensitivity of cdsc
cdscd	F/m ²	0	Drain-bias sensitivity of cdsc
pclm	-	1.3	Channel length modulation parameter
PDIBLC1	-	0.39	First output resistance DIBL effect correction parameter
pdiblc2	-	0.0086	Second output resistance DIBL effect correction parameter
drout	-	0.56	L dependence coefficient of the DIBL correction parameter in Rout
pvag	-	0.0	Gate dependence of Early voltage
delta	-	0.01	Effective V _{ds} parameter
alpha0	m/V	0.0	The first parameter of impact ionization current
fbjtii	-	0.0	Fraction of bipolar current affecting the impact ionization
beta0	1/V	0.0	First V _{ds} dependence parameter of impact ionization current

Parameter	Unit	Default	Description
beta1	-	0.0	Second V_{ds} dependence parameter of impact ionization current
beta2	V	0.1	Third V_{ds} dependence parameter of impact ionization current
vdsatii0	V	0.9	Nominal drain saturation voltage at threshold for impact ionization current
tii	-	0	Temperature dependence parameter for impact ionization current
lii	-	0	Channel length dependence parameter for impact ionization current
esati	V/m	1.e7	Saturation channel electric field for impact ionization current
sii0	1/V	0.5	First V_{gs} dependence parameter for impact ionization current
sii1	1/V	0.1	Second V_{gs} dependence parameter for impact ionization current
sii2	1/V	0	Third V_{gs} dependence parameter for impact ionization current
siid	1/V	0	V_{ds} dependence parameter of drain saturation voltage for impact ionization current
Agidl	1/W	0.0	GIDL constant
Bgidl	V/m	0.0	GIDL exponential coefficient

Parameter	Unit	Default	Description
Ngidl	V	1.2	GIDL V_{ds} enhancement coefficient
Ntun	-	10.0	Reverse tunneling non-ideality factor
NdioDE	-	1.0	Diode non-ideality factor
Nrecf0	-	2.0	Recombination non-ideality factor at forward bias
Nrecr0	-	10	Recombination non-ideality factor at reversed bias
Isbjt	A/m ²	1.0e-6	BJT injection saturation current
Isdif	A/m ²	0	Body to source/drain injection saturation current
Isrec	A/m ²	1.0e-5	Recombination in depletion saturation current
Istun	A/m ²	0.0	Reverse tunneling saturation current
Ln	m	2.0e-6	Electron/hole diffusion length
Vrec0	V	0.0	Voltage dependent parameter for recombination current
Vtun0	V	0.0	Voltage dependent parameter for tunneling current
Nbjt	-	1	Power coefficient of channel length dependency for bipolar current
Lbjt0	m	0.2e-6	Reference channel length for bipolar current

Parameter	Unit	Default	Description
Vabjt	V	10	Early voltage for bipolar current
Aely	V/m	0	Channel length dependency of early voltage for bipolar current
Ahli	-	0	High-level injection parameter for bipolar current
Rbody	ohm/m ²	0.0	Intrinsic body contact sheet resistance
Rbsh	ohm/m ²	0.0	Extrinsic body contact sheet resistance
rsh	ohm/square	0.0	Source/drain sheet resistance in ohm per square
VEVB	v	0.075v	Electron tunneling from the valence band
VECB	v	0.026v	Electron tunneling from conduction band

AC and Capacitance Parameters

Parameter	Unit	Default	Description
xpart	-	0	Charge partitioning rate flag
cgso	F/m	calculated	Non LDD region source-gate overlap capacitance per channel length
cgdo	F/m	0	Non LDD region drain-gate overlap capacitance per channel length
CGEO	F/m	0	Gate substrate overlap capacitance per unit channel length
cjswg	F/m ²	1.e-10	Source/drain (gate side) sidewall junction capacitance per unit width (normalized to 100nm Tsi)
pbswg	V	0.7	Source/drain (gate side) sidewall junction capacitance built in potential
mjswg	V	0.5	Source/drain (gate side) sidewall junction capacitance grading coefficient
tt	second	1ps	Diffusion capacitance transit time coefficient
Ndif	-	-1	Power coefficient of channel length dependency for diffusion capacitance
Ldif0	-	1	Channel length dependency coefficient of diffusion cap.

Parameter	Unit	Default	Description
vsdfb	V	cal.	Source/drain bottom diffusion capacitance flatband voltage
vsdth	V	cal.	Source/drain bottom diffusion capacitance threshold voltage
csdmin	V	cal.	Source/drain bottom diffusion minimum capacitance
asd	V	0.3	Source/drain bottom diffusion smoothing parameter
csdesw	F/m	0.0	Source/drain sidewall fringing capacitance per unit length
cgs1	F/m	0.0	Lightly doped source-gate region overlap capacitance
cgd1	F/m	0.0	Lightly doped drain-gate region overlap capacitance
ckappa	F/m	0.6	Coefficient for lightly doped region overlap capacitance fringing field capacitance
cf	F/m	cal.	Gate to source/drain fringing field capacitance
clc	m	0.1e-7	Constant term for the short channel model
cle	-	0.0	Exponential term for the short channel model
dlc	m	lint	Length offset fitting parameter for gate charge

Parameter	Unit	Default	Description
dlcb	m	lint	Length offset fitting parameter for body charge
dlbg	m	0	Length offset fitting parameter for backgate charge
dwc	m	wint	Width offset fitting parameter from C-V
delvt	V	0.0	Threshold voltage adjust for C-V
fbody	-	1.0	Scaling factor for body charge
acde	m/V	1.0	Exponential coefficient for charge thickness in CapMod=3 for accumulation and depletion regions
moin	$V^{1/2}$	15.0	Coefficient for the gate-bias dependent surface potential

Temperature Parameters

Parameter	Unit	Default	Description
tnom	°C	25	Temperature at which parameters are expected
ute	-	-1.5	Mobility temperature exponent
kt1	V	-0.11	Temperature coefficient for the threshold voltage
ktl	V*m	0	Channel length dependence of the temperature coefficient for the threshold voltage

Parameter	Unit	Default	Description
kt2	-	0.022	Body-bias coefficient of the threshold voltage temperature effect
ua1	m/V	4.31e-9	Temperature coefficient for U_a
ub1	(m/V) ²	-7.61e-18	Temperature coefficient for U_b
uc1	1/V	-0.056	Temperature coefficient for U_c
at	m/sec	3.3e4	Temperature coefficient for U_a
tcjswg	1/K	0	Temperature coefficient of C_{jswg}
tpbswg	V/K	0	Temperature coefficient of P_{bswg}
cth0	m°C/(W*s)	0	Normalized thermal capacity
prt	Ω -um	0	Temperature coefficient for R_{dsw}
rth0	m°C/W	0	Normalized thermal resistance
Ntrecf	-	0	Temperature coefficient for N_{recf}
Ntreocr	-	0	Temperature coefficient for N_{reocr}
xbjt	-	1	Power dependence of j_{bjt} on temperature
xdif	-	XBJT	Power dependence of j_{dif} on temperature
xrec	-	1	Power dependence of j_{rec} on temperature
xtun	-	0	Power dependence of j_{tun} on temperature

Notes:

- BSIMPD2.01 supports capmod=2 and 3 only. capmod=0 and 1 are not supported.
- In modern SOI technology, source/drain extension or LDD are commonly used. As a result, the source/drain junction depth (X_j) can be different from the silicon film thickness (T_{si}). By default, if X_j is not given, it is set to T_{si} . X_j is not allowed to be greater than T_{si} .
- BSIMPD refers substrate to the silicon below buried oxide, not the well region in BSIM3. It is used to calculate backgate flatband voltage (V_{fb}) and parameters related to source/drain diffusion bottom capacitance (V_{sdth} , V_{sdfb} , C_{sdmin}). Positive n_{sub} means the same type of doping as the body and negative n_{sub} means opposite type of doping.

Level 57 Template Output

Additional element templates are added to this model for output of state variables, stored charges, capacitor currents and capacitances.

SOI MOSFET (Level 57)

Name	Alias	Description
L	LV1	Channel length (L)
W	LV2	Channel width (W)
AD	LV3	Area of the drain diode (AD)
AS	LV4	Area of the source diode (AS)
ICVDS	LV5	Initial condition for drain-source voltage (VDS)
ICVGS	LV6	Initial condition for gate-source voltage (VGS)
ICVES	LV7	Initial condition for Substrate-source voltage (VES)
VTH	LV9	Threshold voltage (bias dependent)
VDSAT	LV10	Saturation voltage (VDSAT)

Name	Alias	Description
PD	LV11	Drain diode periphery (PD)
PS	LV12	Source diode periphery (PS)
RDS	LV13	Drain resistance (squares) (RDS)
RSS	LV14	Source resistance (squares) (RSS)
GDEFF	LV16	Effective drain conductance ($1/R_{Deff}$)
GSEFF	LV17	Effective source conductance ($1/R_{Seff}$)
COVLGS	LV36	Gate-source overlap capacitance
COVLGD	LV37	Gate-drain overlap capacitance
COVLGE	LV38	Gate-substrate overlap capacitance
VES	LX1	Substrate-source voltage (VES)
VGS	LX2	Gate-source voltage (VGS)
VDS	LX3	Drain-source voltage (VDS)
CDO	LX4	DC drain current (CDO)
CBSO	LX5	DC source-body diode current (CBSO)
CBDO	LX6	DC drain-body diode current (CBDO)
GMO	LX7	DC gate transconductance (GMO)
GDSO	LX8	DC drain-source conductance (GDSO)
GMESO	LX9	DC substrate transconductance (GMBSO)
GBDO	LX10	Conductance of the drain diode (GBDO)
GBSO	LX11	Conductance of the source diode (GBSO)

Meyer and Charge Conservation Model Parameters

Name	Alias	Description
QB	LX12	Body charge (QB)
CQB	LX13	Body charge current (CQB)
QG	LX14	Gate charge (QG)
CQG	LX15	Gate charge current (CQG)
QD	LX16	Channel charge (QD)
CQD	LX17	Channel charge current (CQD)
CGGBO	LX18	$CGGBO = \partial Q_g / \partial V_{gb} = CGS + CGD + CGB$
CGDBO	LX19	$CGDBO = \partial Q_g / \partial V_{db}$, (for Meyer $CGD = -CGDBO$)
CGSBO	LX20	$CGSBO = \partial Q_g / \partial V_{sb}$, (for Meyer $CGS = -CGSBO$)
CBGBO	LX21	$CBGBO = \partial Q_b / \partial V_{gb}$, (for Meyer $CGB = -CBGBO$)
CBDBO	LX22	$CBDBO = \partial Q_b / \partial V_{db}$
CBSBO	LX23	$CBSBO = \partial Q_b / \partial V_{sb}$
CDGBO	LX32	$CDGBO = \partial Q_d / \partial V_{gb}$
CDDBO	LX33	$CDDBO = \partial Q_d / \partial V_{dt}$
CDSBO	LX34	$CDSBO = \partial Q_d / \partial V_{sb}$
QE	LX35	Substrate charge (QE)
CQE	LX36	Substrate charge current (CQE)
CDEBO	LX37	$CDEBO = \partial Q_d / \partial V_{eb}$
CBEBO	LX38	$CBEBO = \partial Q_b / \partial V_{eb}$
CEEBO	LX39	$CEEBO = \partial Q_e / \partial V_{eb}$

Name	Alias	Description
CEGBO	LX40	$CEGBO = \partial Q_e / \partial V_{gb}$
VBS	LX43	Body-source voltage (VBS)
ICH	LX44	Channel current
IBJT	LX45	Parasitic BJT collector current
III	LX46	Impact ionization current
IGIDL	LX47	GIDL current
ITUN	LX48	Tunneling current
Qbacko	LX49	Internal body charge
Ibp	LX50	Body contact current
Sft	LX51	Value of the temperature node with <i>shmod=1</i>
Vfb	LX52	Internal body node voltage, if terminal is not specified
Rbp	LX53	Combination of rbody and rhalo
Ig	LX54	Gate tunneling current
QS	LX55	Source charge
CQs	LX56	Source charge current
CGEBO	LX57	$CGEBO = d_{Q_g} / d_{V_{eb}}$
CSSBO	LX58	$CSSBO = d_{Q_s} / d_{V_{sb}}$
CSGBO	LX59	$CSGBO = d_{Q_s} / d_{V_{gb}}$
CSDBO	LX60	$CSDBO = d_{Q_s} / d_{V_{db}}$
CSEBO	LX61	$CSEBO = d_{Q_s} / d_{V_{eb}}$

Level 57 Updates to BSIM3-SOI PD versions 2.2, 2.21, and 2.22

- BSIM PD version 2.2 is updated to enhance the model flexibility and accuracy from PD version 2.0, and the following are its major features.
 - The gate-body tunneling (substrate current) is added to enhance the model accuracy.
 - The body contact resistance is improved for modeling accuracy.
 - The binning is added in this release to enhance the model flexibility.
- BSIM PD version 2.21 is updated from the PD version 2.2 for bug fixes and S/D swapping for the gate current components.
- BSIM PD version 2.22 is updated from the 2.21 version for bug fixes and enhancements. The major features are:
 - Added a new instance parameter FRBODY
 - Improved the temperature dependence of the gate direct tunneling model
 - Added two new model parameters, VEVB and VECB
 - UC Berkeley code no longer supports the model parameters NECB and NEVB. These parameters are still accepted in 2.22 for backwards compatibility, but they have no effect.

Using BSIM3-SOI PD

To use BSIM3-SOI PD versions 2.0, 2.2, 2.21, and 2.22 in simulation, apply the VERSION model parameter. For example:

- PD2.0 is invoked when VERSION=2.0
- PD2.2 and PD2.21 are invoked when VERSION=2.2
- PD2.22 is invoked when VERSION=2.22

For gate-body tunneling, the model parameter IGMOD should be set to 1.

Example

This is an example of the BSIM3-SOI PD model and element statement.

```
mckt drain gate source bulk nch L=10e-6 W=10e-6
.model nch          nmos Level=57      igmod=1      version=2.2
+ tnom=27           tox=4.5e-09        tsi=.0000001   tbox=8e-08
+ mobmod=0          capmod=2           shmod=0       paramchk=0
+ wint=0            lint=-2e-08        vth0=.42       k1=.49
```

+ k2=.1	k3=0	k3b=2.2	nlx=2e-7
+ dvt0=10	dvt1=.55	dvt2=-1.4	dvt0w=0
+ dvt1w=0	dvt2w=0	nch=4.7e+17	nsub=-1e+15
+ ngate=1e+20	agidl=1E-15	bgidl=1E9	ngidl=1.1
+ ndiode=1.13	ntun=14.0	nrecf0=2.5	nrecr0=4
+ vrec0=1.2	ntrecf=.1	ntrecr=.2	isbjt=1E-4
+ isdif=1E-5	istun=2E-5	isrec=4E-2	xbjt=.9
+ xdif=.9	xrec=.9	xtun=0.01	ahli=1e-9
+ lbjt0=0.2e-6	ln=2e-6	nbjt=.8	ndif=-1
+ aely=1e8	vabjt=0	u0=352	ua=1.3e-11
+ ub=1.7e-18	uc=-4e-10	w0=1.16e-06	ags=.25
+ A1=0	A2=1	b0=.01	b1=10
+ rdsw=0	prwg=0	prwb=-.2	wr=1
+ rbody=1E0	rbsh=0.0	a0=1.4	keta=0.1
+ ketas=0.2	vsat=135000	dwg=0	dwb=0
+ alpha0=1e-8	beta0=0	beta1=0.05	beta2=0.07
+ vdsatii0=.8	esatii=1e7	voff=-.14	nfactor=.7
+ cdsc=.00002	cdscb=0	cdscd=0	cit=0
+ pclm=2.9	pvag=12	pdiblc1=.18	pdiblc2=.004
+ pdiblc1b=-.234	drout=.2	delta=.01	eta0=.05
+ etab=0	dsub=.2	rth0=.005	clc=.0000001
+ cle=.6	cf=1e-20	ckappa=.6	cgdl=1e-20
+ cgsl=1e-20	kt1=-.3	kt1l=0	kt2=.022
+ ute=-1.5	ual=4.31e-09	ub1=-7.61e-18	uc1=-5.6e-11
+ prt=760	at=22400	cgso=1e-10	cgdo=1e-10
+ cjswg=1e-12	tt=3e-10	asd=0.3	csdesw=1e-12
+ tcjswg=1e-4	mjswg=.5	pbswg=1	

Level 58 University of Florida SOI Model

UFSOI has non-fully depleted (NFD) and fully depleted (FD) SOI models (no dynamic mode operating between NFD and FD allowed) that separately describe two main types of SOI devices. The UFSOI version 4.5F model has been installed in the Avant! True-Hspice models as Level 58. This model is described in the “UFSOI Model User’s Manual,” which can be found at “<http://www.soi.tec.ufl.edu/>”.

In some processes, there is an external contact to the body of the device. The Avant! True-Hspice model supports only a 4-terminal device, which includes drain, front gate, source and back gate (or substrate). The additional body contact is currently not supported and is floated.

The effects of parasitic diodes in SOI are different from those in bulk MOSFET. The True-Hspice junction model (ACM), developed for bulk MOSFETs, is not included in the SOI model.

The general syntax for including Level 58 in a netlist follows:

General Form

```
Mxxxx nd ngf ns <ngb> mname <L=val> <W=val> <M=val>
+ <AD=val> <AS=val> <PD=val> <PS=val> <NRD=val>
+ <NRS=val> <NRB=val> <RTH=val> <CTH=val> <off>
+ <IC=Vds,Vgfs,VGbs>
```

where the angle brackets indicate optional parameters. The arguments are identical to those used for BSIM3-SOI model, except the thermal resistance and capacitance have different names:

<i>RTH</i>	Thermal resistance, unit in $K \cdot W^{-1}$, defaulted to 0.0
<i>CTH</i>	Thermal capacitance, unit in $W \cdot s \cdot K^{-1}$, defaulted to 0.0

Notes:

- The defaulted value for channel length L and width W is 1.0e-6.

- The present version supports only 4 nodes, which means only floating-body devices are supported. AB is typically zero and should be specified accordingly.
- When the self-heating option is activated (on the model line), RTH and CTH, typical values of which are 5e3 and 1e-12, respectively, but which can vary widely from one device to another, are used to define the thermal impedance of the device.
- For $M > 1$, W, AD, AS, NRD, NRS, NRB, PDJ, PSJ, RTH, and CTH must be specified per gate finger.
- The initial condition IC is in the order: drain voltage Vds, front gate voltage Vgfs, and back gate voltage Vbgs.

Level 58 FD/SOI MOSFET Model Parameters

The following tables describe the Level 58 model parameters for fully depleted (FD) SOI including parameter name, descriptions, units, default and typical notes.

Flag Parameters

Parameter	Unit	Default	Typical Value	Description
Level	-	-	-	Level 57 for UFSOI
NFDMOD	-	0	0	Model selector (0: FD)
BJT	-	1	1	Parasitic bipolar flag (0: off; 1: on)
SELFT	-	0	0	Self-heating flag (0: no self-heating; 1: approximate model; 2: full self-heating)
TPG	-	1	-	Type of gate polysilicon (+1: opposite to body; -1: same as body)

Parameter	Unit	Default	Typical Value	Description
TPS	-	-1	-	Type of substrate (+1: opposite to body; -1: same as body)

Structural Parameters

Parameter	Unit	Default	Typical Value	Description
TOXF	m	1.0e-8	$(3-8) \times 10^{-9}$	Front-gate oxide thickness
TOXB	m	0.5e-6	$(80-400) \times 10^{-9}$	Back-gate oxide thickness
NSUB	cm^{-3}	1.0e15	$10^{15}-10^{17}$	Substrate doping density
NGATE	cm^{-3}	0.0	$10^{19}-10^{20}$	Poly-gate doping density (0 for no poly-gate depletion)
NDS	cm^{-3}	5.0e19	$10^{19}-10^{20}$	Source/drain doping density
TB	m	0.1e-6	$(30-100) \times 10^{-9}$	Film (body) thickness
NBODY	cm^{-3}	5.0e16	$10^{17}-10^{18}$	Film (body) doping density
LLDD	m	0.0	$(0.05-0.2) \times 10^{-6}$	LDD/LDS region length (0 for no LDD)
NLDD	cm^{-3}	5.0e19	1×10^{19}	LDD/LDS doping density (>1e19: LDD/LDS treated as D/S extensions)
DL	m	0.0	$(0.05-0.15) \times 10^{-6}$	Channel-length reduction
DW	m	0.0	$(0.1-0.5) \times 10^{-6}$	Channel-width reduction

Electrical Parameters

Parameter	Unit	Default	Typical Value	Description
NQFF	cm^{-2}	0.0	$\sim 10^{10}$	Front oxide fixed charge (normalized)
NQFB	cm^{-2}	0.0	$\sim 10^{11}$	Back oxide fixed charge (normalized)
NQFSW	cm^{-2}	0.0	$\sim \pm 10^{12}$	Effective sidewall fixed charge (0 for no narrow-width effect)
NSF	$\text{cm}^{-2} \cdot \text{eV}^{-1}$	0.0	$\sim 10^{10}$	Front surface state density
NSB	$\text{cm}^{-2} \cdot \text{eV}^{-1}$	0.0	$\sim 10^{11}$	Back surface state density
QM	-	0.0 - 0.5		Energy quantization parameter (0 for no quantization)
UO	$\text{cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$	7.0e2	200-700 (nMOS) 70-400 (pMOS)	Low-field mobility
THETA	$\text{cm} \cdot \text{V}^{-1}$	7.0e2	(0.1-3) $\times 10^{-6}$	Mobility degradation coefficient
VSAT	$\text{cm} \cdot \text{s}^{-1}$	1.0e-6	(0.5-1) $\times 10$	Carrier saturated drift velocity
ALPHA	cm^{-1}	0.0	2.45×10^6	Impact-ionization coefficient (0 for no impact ionization)
BETA	$\text{V} \cdot \text{cm}^{-1}$	0.0	1.92×10^6	Impact-ionization exponential factor (0 for no impact ionization)

Parameter	Unit	Default	Typical Value	Description
BGIDL	$V \cdot cm^{-1}$	0.0	$(4-8) \times 10^9$	Exponential factor for gate-induced drain leakage (0 for no GIDL)
GAMMA	-	0.3	0.3-1.0	BOX fringing field weighting factor
KAPPA	-	0.5	0.5-1.0	BOX fringing field weighting factor
JRO	$A \cdot m^{-1}$	1.0e-10	$10^{-11}-10^{-9}$	Body-source/drain junction recombination current coefficient
M	-	2.0	1.0-2.0	Body-source/drain junction recombination ideality factor
LDIFF	m	1.0e-7	$(0.1-0.5) \times 10^{-6}$	Effective diffusion length in source/drain
SEFF	$cm \cdot s^{-1}$	1.0e5	$(0.5-5) \times 10^5$	Effective recombination velocity in source/drain
CGFDO	$F \cdot m^{-1}$	0.0	1×10^{-10}	Gate-drain overlap capacitance
CGFSO	$F \cdot m^{-1}$	0.0	1×10^{-10}	Gate-source overlap capacitance
CGFBO	$F \cdot m^{-1}$	0.0	0.0	Gate-body overlap capacitance
RD	ohm·m	0.0	200-1000	Specific drain parasitic resistance
RS	ohm·m	0.0	200-1000	Specific source parasitic resistance

Parameter	Unit	Default	Typical Value	Description
RHOB	ohm/sq.	0.0	30×10^3	Body sheet resistance
FNK	F·A	0.0	$0-10^{-2}$	Flicker noise coefficient
FNA	-	1.0	0.5-2	Flicker noise exponent

Optional Parameters

Parameter	Unit	Default	Typical Value	Description
VFBF	V	calc.	-1 (nMOS) 1 (pMOS)	Front-gate flatband voltage
VFBB	V	calc.	-	Back-gate flatband voltage
WKF	V	calc.	~ VFBF	Front-gate work function difference
WKB	V	calc.	-	Back-gate work function difference
TAUO	s	calc.	$10^{-7}-10^{-5}$	Carrier lifetime in lightly doped regions
BFACT	-	0.3	0.1-0.5	V_{DS} -averaging factor for mobility degradation
FVBJT	-	0.0	0-1	BJT current directional partitioning factor (0 for lateral 1D flow)
RHOSD	ohm/sq.	0.0	50	Source/drain sheet resistance

Level 58 NFD/SOI MOSFET Model Parameters

The following tables describe the Level 58 model parameters for non-fully depleted (NFD) SOI including parameter name, descriptions, units, default and typical notes.

Flag Parameters

Parameter	Unit	Default	Typical Value	Description
Level	-	-	-	Level 57 for UFSOI
NFDMOD	-	0	-	Model selector(1: NFD)
BJT	-	1	1	Parasitic bipolar flag (0: off; 1: on)
SELFT	-	0	0	Self-heating flag (0: no self-heating; 1: approximate model; 2: full self-heating)
TPG	-	1	1	Type of gate polysilicon (+1: opposite to body; -1: same as body)
TPS	-	-1	-1	Type of substrate (+1: opposite to body; -1: same as body)

Structural Parameters

Parameter	Unit	Default	Typical Value	Description
TOXF	m	1.0e-8	$(3-8) \times 10^{-9}$	Front-gate oxide thickness
TOXB	m	0.5e-6	$(80-400) \times 10^{-9}$	Back-gate oxide thickness
NSUB	cm^{-3}	1.0e15	$10^{15}-10^{17}$	Substrate doping density
NGATE	cm^{-3}	0.0	$10^{19}-10^{20}$	Poly-gate doping density (0 for no poly-gate depletion)
NDS	cm^{-3}	5.0e19	$10^{19}-10^{20}$	Source/drain doping density
TF	m	0.2e-6	$(3-8) \times 10^{-9}$	Silicon film thickness
TB	m	0.1e-6	$(30-100) \times 10^{-9}$	Film (body) thickness
THALO	m	0.0	-	Halo thickness (0 for no halo)
NBL	cm^{-3}	5.0e16	$10^{17}-10^{18}$	Low body doping density
NBH	cm^{-3}	5.0e17	$10^{19}-10^{20}$	Halo doping density
NHALO	cm^{-3}	-	$\sim 10^{18}$	Halo doping density
LRSCE	m	0.0	$\sim 0.1 \times 10^{-6}$	Characteristic length for reverse short-channel effect (0 for no RSCE)
LLDD	m	0.0	$(0.05-0.2) \times 10^{-6}$	LDD/LDS region length (0 for no LDD)

Parameter	Unit	Default	Typical Value	Description
NLDD	cm^{-3}	5.0e19	1×10^{19}	LDD/LDS doping density ($> 1 \times 10^{19}$: LDD/LDS treated as D/ S extensions)
DL	m	0.0	$(0.05-0.15) \times 10^{-6}$	Channel-length reduction
DW	m	0.0	$(0.1-0.5) \times 10^{-6}$	Channel-width reduction

Electrical Parameters

Parameter	Unit	Default	Typical Value	Description
NQFF	cm^{-2}	0.0	$\sim 10^{10}$	Front oxide fixed charge (normalized)
NQFB	cm^{-2}	0.0	$\sim 10^{11}$	Back oxide fixed charge (normalized)
NQFSW	cm^{-2}	0.0	$\sim \pm 10^{12}$	Effective sidewall fixed charge (0 for no narrow-width effect)
QM	-	0.0 - 0.5		Energy quantization parameter (0 for no quantization)
UO	$\text{cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$	7.0e2	200-700 (nMOS) 70-400 (pMOS)	Low-field mobility
THETA	$\text{cm} \cdot \text{V}^{-1}$	7.0e2	$(0.1-3) \times 10^{-6}$	Mobility degradation coefficient

Parameter	Unit	Default	Typical Value	Description
VSAT	$\text{cm}\cdot\text{s}^{-1}$	1.0e-6	(0.5-1) x10	Carrier saturated drift velocity
ALPHA	cm^{-1}	0.0	2.45×10^6	Impact-ionization coefficient (0 for no impact ionization)
BETA	$\text{V}\cdot\text{cm}^{-1}$	0.0	1.92×10^6	Impact-ionization exponential factor (0 for no impact ionization)
BGIDL	$\text{V}\cdot\text{cm}^{-1}$	0.0	(4-8)x10 ⁹	Exponential factor for gate-induced drain leakage (0 for no GIDL)
NTR	cm^{-3}	0.0	10^{14} - 10^{15}	Effective trap density for trap-assisted junction tunneling (0 for no tunneling)
JRO	$\text{A}\cdot\text{m}^{-1}$	1.0e-10	10^{-11} - 10^{-9}	Body-source/drain junction recombination current coefficient
M	-	2.0	1.0-2.0	Body-source/drain junction recombination ideality factor
LDIFF	m	1.0e-7	(0.1-0.5) x10 ⁻⁶	Effective diffusion length in source/drain
SEFF	$\text{cm}\cdot\text{s}^{-1}$	1.0e5	(0.5-5) x10 ⁵	Effective recombination velocity in source/drain
CGFDO	$\text{F}\cdot\text{m}^{-1}$	0.0	1×10^{-10}	Gate-drain overlap capacitance
CGFSO	$\text{F}\cdot\text{m}^{-1}$	0.0	1×10^{-10}	Gate-source overlap capacitance
CGFBO	$\text{F}\cdot\text{m}^{-1}$	0.0	0.0	Gate-body overlap capacitance

Parameter	Unit	Default	Typical Value	Description
RD	ohm·m	0.0	200-1000	Specific drain parasitic resistance
RS	ohm·m	0.0	200-1000	Specific source parasitic resistance
RHOB	ohm/sq.	0.0	30×10^3	Body sheet resistance
FNK	F·A	0.0	$0-10^{-2}$	Flicker noise coefficient
FNA	-	1.0	0.5-2	Flicker noise exponent

Optional Parameters

Parameter	Unit	Default	Typical Value	Description
VFBF	V	calc.	-1 (nMOS) 1 (pMOS)	Front-gate flatband voltage
VFBB	V	calc.	-	Back-gate flatband voltage
WKF	V	calc.	~ VFBF	Front-gate work function difference
WKB	V	calc.	-	Back-gate work function difference
TAUO	s	calc.	$10^{-7}-10^{-5}$	Carrier lifetime in lightly doped regions
BFACT	-	0.3	0.1-0.5	V_{DS} -averaging factor for mobility degradation

Parameter	Unit	Default	Typical Value	Description
FVBJT	-	0.0	0-1	BJT current directional partitioning factor (0 for lateral 1D flow)
RHOSD	ohm/sq.	0.0	50	Source/drain sheet resistance

Notes:

- The model line must include Level=58 and NFDMOD=0 for FD or NFDMOD=1 for NFD devices.
- Specifying VFBF turns off the narrow-width effect defined by NQFSW (which can be positive or negative) and the reverse short-channel effect defined by LRSCE (and NBH, or NHALO if specified); the latter effect is also turned off when WKF is specified.
- For floating-body devices, CGFBO is small and should be specified to be 0.
- JRO and SEFF influence the gain of the BJT, but LDIFF affects only bipolar charge storage in the source/drain. The BJT gain is influenced by NBH and NHALO (if THALO is specified) as well.
- The value of TAUO should be loosely correlated with JRO in accord with basic pn-junction recombination/generation properties. Its default value is calculated based on JRO, which is appropriate for short L; for long L, body generation tends to predominate over that in the junctions, and hence TAUO should be specified.
- The (non-local) impact-ionization model is physical, and its parameters should not be varied arbitrarily.
- The LDD option intensifies the model, so it is advisable to set LLDD to 0 for large-scale circuit simulation, and add the unbiased LDD resistance to RD; this simplification is foisted when NLDD > 1e19 is specified.

Level 58 Template Output

Some element templates are added to this model for output of state variables, stored charges and capacitor currents.

SOI MOSFET (Level 58)

Name	Alias	Description
L	LV1	Channel length (L)
W	LV2	Channel width (W)
AD	LV3	Area of the drain diode (AD)
AS	LV4	Area of the source diode (AS)
ICVDS	LV5	Initial condition for drain-source voltage (VDS)
ICVGS	LV6	Initial condition for gate-source voltage (VGS)
ICVES	LV7	Initial condition for Substrate-source voltage (VES)
VTH	LV9	Threshold voltage (bias dependent)
VDSAT	LV10	Saturation voltage (VDSAT)
PD	LV11	Drain diode periphery (PD)
PS	LV12	Source diode periphery (PS)
RDS	LV13	Drain resistance (squares) (RDS)
RSS	LV14	Source resistance (squares) (RSS)
GDEFF	LV16	Effective drain conductance ($1/R_{Deff}$)
GSEFF	LV17	Effective source conductance ($1/R_{Seff}$)
VES	LX1	Substrate-source voltage (VES)
VGS	LX2	Gate-source voltage (VGS)
VDS	LX3	Drain-source voltage (VDS)
CDO	LX4	DC drain current (CDO)
GMO	LX7	DC gate transconductance (GMO)

Name	Alias	Description
GDSO	LX8	DC drain-source conductance (GDSO)
GMESO	LX9	DC substrate transconductance (GMBSO)

Meyer and Charge Conservation Model Parameters

Name	Alias	Description
QB	LX12	Body charge (QB)
CQB	LX13	Body charge current (CQB)
QG	LX14	Gate charge (QG)
CQG	LX15	Gate charge current (CQG)
QD	LX16	Channel charge (QD)
CQD	LX17	Channel charge current (CQD)
CGGBO	LX18	$CGGBO = \partial Q_g / \partial V_{gb} = CGS + CGD + CGB$
CGDBO	LX19	$CGDBO = \partial Q_g / \partial V_{dt}$, (for Meyer $CGD = -CGDBO$)
CGSBO	LX20	$CGSBO = \partial Q_g / \partial V_{sb}$, (for Meyer $CGS = -CGSBO$)
CBGBO	LX21	$CBGBO = \partial Q_b / \partial V_{gb}$, (for Meyer $CGB = -CBGBO$)
CBDBO	LX22	$CBDBO = \partial Q_b / \partial V_{db}$
CBSBO	LX23	$CBSBO = \partial Q_b / \partial V_{sb}$
CDGBO	LX32	$CDGBO = \partial Q_d / \partial V_{gb}$
CDDBO	LX33	$CDDBO = \partial Q_d / \partial V_{dt}$
CDSBO	LX34	$CDSBO = \partial Q_d / \partial V_{sb}$
QE	LX35	Substrate charge (QE)

Name	Alias	Description
CQE	LX36	Substrate charge current (CQE)
VBS	LX43	Body-source voltage (VBS)
ICH	LX44	Channel current
IBJT	LX45	Parasitic BJT collector current
III	LX46	Impact ionization current
IGIDL	LX47	GIDL current
ITUN	LX48	Tunneling current

Level 59 UC Berkeley BSIM3-SOI FD Model

The UC Berkeley SOI (BSIM3-SOI) Fully Depleted (FD) model is installed in the Avant! True-Hspice models as Level 59. This model is described in the “BSIM3SOI FD2.1 MOSFET MODEL User Manual,” which can be found at “<http://www-device.eecs.berkeley.edu/~bsim3soi>”.

The general syntax for including a BSIM3-SOI FD MOSFET element in a netlist is:

General Form

```
Mxxx nd ng ns ne <np> mname <L=val>
+ <W=val> <M=val> <AD=val> <AS=val> <PD=val> <PS=val>
+ <NRD=val> <NRS=val> <NRB=val> <RTH0=val> <CTH0=val>
+ <off> <BJToff=val> <IC=Vds, Vgs, Vbs, Ves, Vps>
```

where the angle brackets indicate optional parameters.

The arguments are as follows:

Mxxx	SOI MOSFET element name. Must begin with M, which can be followed by up to 1023 alphanumeric characters.
nd	Drain terminal node name or number
ng	Front gate node name or number
ns	Source terminal node name or number
ne	Back gate (or substrate) node name or number
np	Optional external body contact node name or number
mname	MOSFET model name reference
L	SOI MOSFET channel length in meters. This parameter overrides DEFL in an OPTIONS statement. Default=DEFL with a maximum of 0.1m.
W	MOSFET channel width in meters. This parameter overrides DEFW in an OPTIONS statement. Default=DEFW.

M	Multiplier to simulate multiple SOI MOSFETs in parallel. All channel widths, diode leakages, capacitances and resistances are affected by the setting of M. Default=1.
AD	Drain diffusion area. Overrides DEFAD in the OPTIONS statement. Default=DEFAD.
AS	Source diffusion area. Overrides DEFAS in the OPTIONS statement. Default=DEFAS.
PD	Perimeter of the drain junction, including the channel edge. Overrides DEFPD in the OPTIONS statement.
PS	Perimeter of the source junction, including the channel edge. Overrides DEFPS in the OPTIONS statement.
NRD	Number of squares of drain diffusion for drain series resistance. Overrides DEFNRD in the OPTIONS statement.
NRS	Number of squares of source diffusion for source series resistance. Overrides DEFNRS in the OPTIONS statement.
NRB	Number of squares for body series resistance.
RTH0	Thermal resistance per unit width <ul style="list-style-type: none"> ■ If not specified, RTH0 is extracted from the model card. ■ If specified, it overrides the one in the model card.
CTH0	Thermal capacitance per unit width <ul style="list-style-type: none"> ■ If not specified, CTH0 is extracted from model card. ■ If specified, it overrides the one in the model card.
OFF	Sets initial condition to OFF for this element in DC analysis
BJTOFF	Turning off BJT if equal to 1
IC	Initial guess in the order (drain, front gate, internal body, back gate, external voltage). (Vps is ignored in the case of 4-terminal device) These are used when UIC is present in the .TRAN statement and are overridden by the .IC statement.

Level 59 Model Parameters

Model Control Parameters

Parameter	Unit	Default	Description
CAPMOD	-	2	Flag for the short channel capacitance model
Level	-	-	Level 59 for BSIM3SOI
MOBMOD	-	1	Mobility model selector
NOIMOD	-	1	Flag for Noise model
SHMOD	-	0	Flag for self-heating: <ul style="list-style-type: none"> ■ 0 - no self-heating ■ 1 - self-heating

Process Parameters

Parameter	Unit	Default	Description
NCH	$1/\text{cm}^3$	$1.7\text{e}17$	Channel doping concentration
NGATE	$1/\text{cm}^3$	0	Poly gate doping concentration
NSUB	$1/\text{cm}^3$	$6.0\text{e}16$	Substrate doping concentration
TBOX	m	$3.0\text{e}-7$	Buried oxide thickness
TOX	m	$1.0\text{e}-8$	Gate oxide thickness
TSI	m	$1.0\text{e}-17$	Silicon film thickness

DC Parameters

Parameter	Unit	Default	Description
A0	-	1.0	Bulk charge effect coefficient for channel length
A1	1/V	0.0	First non-saturation effect parameter
A2	-	1.0	Second non-saturation effect parameter
ABP	-	1.0	Coefficient of A_{beff} dependency on V_{gst}
ADICE0	-	1	DICE bulk charge factor
AGIDL	1/W	0.0	GIDL constant
AGS	1/V	0.0	Gate bias coefficient of A_{bulk}
AII	1/V	0.0	First I_{eff} dependence V_{dsat} parameter
ALPHA0	m/V	0.0	The first parameter of impact ionization current
ALPHA1	1/V	1.0	The second parameter of impact ionization current
B0	m	0.0	Bulk charge effect coefficient for channel width
B1	m	0.0	Bulk charge effect width offset
BGIDL	V/m	0.0	GIDL exponential coefficient
BII	m/V	0.0	Second I_{eff} dependence V_{dsat} parameter

Parameter	Unit	Default	Description
CDSC	F/m ²	2.4e-4	Drain/source to channel coupling capacitance
CDSCB	F/m ²	0	Body-bias sensitivity of cdsc
CDSCD	F/m ²	0	Drain-bias sensitivity of cdsc
CII	-	0.0	First V_{ds} dependence Vdsatii parameter
CIT	F/m ²	0.0	Interface trap capacitance
DELP	V	0.02	Constant for limiting V_{bseff} to surface potential
DELTA	-	0.01	Effective V_{ds} parameter
DII	V	-1.0	Second V_{ds} dependence Vdsatii parameter
DROUT	-	0.56	L dependence coefficient of the DIBL correction parameter in R_{out}
DSUB	-	0.56	DIBL coefficient exponent
DVBD0	V	0	First coefficient of V_{bs}^0 dependency on L_{eff}
DVBD1	V	0	Second coefficient of V_{bs}^0 dependency on L_{eff}
DVT0	-	2.2	First coefficient of short-channel effect on V_{th}
DVT0W	-	0	First coefficient of narrow width effect on V_{th} for small channel length

Parameter	Unit	Default	Description
DVT1	-	0.53	Second coefficient of short-channel effect on V_{th}
DVT1W	-	5.3e6	Second coefficient of narrow width effect on V_{th} for small channel length
DVT2	1/V	-0.032	Body-bias coefficient of short-channel effect on V_{th}
DVT2W	1/V	-0.032	Body-bias coefficient of narrow width effect on V_{th} for small channel length
DWB	m/V ^{1/2}	0.0	Coefficient of Weff's substrate body bias dependence
DWG	m/V	0.0	Coefficient of Weff's gate dependence
EDL	m	2e-6	Electron diffusion length
ETA0	-	0.08	DIBL coefficient in the subthreshold region
ETAB	1/V	-0.07	Body-bias coefficient for the subthreshold DIBL effect
ISBJT	A/m ²	1.0e-6	BJT injection saturation current
ISDIF	A/m ²	0	Body to source/drain injection saturation current
ISREC	A/m ²	1.0e-5	Recombination in depletion saturation current
ISTUN	A/m ²	0.0	Reverse tunneling saturation current

Parameter	Unit	Default	Description
K1	$V^{1/2}$	0.6	First-order body effect coefficient
K2	-	0	Second-order body effect coefficient
K3	-	0	Narrow coefficient
K3B	1/V	0	Body effect coefficient of k3
KB1	-	1	Coefficient of V_{bs} dependency on V_{gbs}
KB3	-	1	Coefficient of V_{bs} dependency on V_{gs} at subthreshold region
KBJT1	m/V	0	Parasitic bipolar early effect coefficient
KETA	m	-0.6	Body-bias coefficient of bulk charge effect
LINT	m	0.0	Length offset fitting parameter from I-V without bias
MXC	-	-0.9	Fitting parameter for A_{beff} calculation
NDIODE	-	1.0	Diode non-ideality factor
NFACTOR	-	1	Subthreshold swing factor
NGIDL	V	1.2	GIDL V_{ds} enhancement coefficient
NLX	m	1.74e-7	Lateral non-uniform doping parameter
NTUN	-	10.0	Reverse tunneling non-ideality factor

Parameter	Unit	Default	Description
PCLM	-	1.3	Channel length modulation parameter
PDIBL1	-	0.39	First output resistance DIBL effect correction parameter
PDIBL2	-	0.0086	Second output resistance DIBL effect correction parameter
PRWB	$1/V^1$	0	Body effect coefficient of R _{dsw}
PRWG	$1/V^{1/2}$	0	Gate bias effect coefficient of R _{dsw}
PVAG		0.0	Gate dependence of Early voltage
RBODY	ohm/m ²	0.0	Intrinsic body contact sheet resistance
RBSH	ohm/m ²	0.0	Extrinsic body contact sheet resistance
RDSW	$\Omega \cdot \mu m^{wr}$	100	Parasitic resistance per unit width
RSH	ohm/square	0.0	Source/drain sheet resistance in ohm per square
U0	cm ² /(V-sec)	NMOS-670 PMOS-250	Mobility at Temp=T _{nom}
UA	m/V	2.25e-9	First-order mobility degradation coefficient
UB	(m/V) ²	5.87e-19	Second-order mobility degradation coefficient
UC	1/V	-0.0465	Body-effect of mobility degradation coefficient

Parameter	Unit	Default	Description
VBSA	V	0	Transition body voltage offset
VOFF	v	-0.08	Offset voltage in the subthreshold region for large W and L
VSAT	m/sec	8e4	Saturation velocity at Temp=Tnom
VTH0	v	NMOS 0.7 PMOS -0.7	Threshold voltage @ Vbs=0 for long wide device
W0	m	0	Narrow width parameter
WINT	m	0.0	Width offset fitting parameter from I-V without bias
WR	-	1	Width offset from Weff for R_{ds} calculation

AC and Capacitance Parameters

Parameter	Unit	Default	Description
ASD	V	0.3	Source/drain bottom diffusion smoothing parameter
CF	F/m	cal.	Gate to source/drain fringing field capacitance
CGDL	F/m	0.0	Lightly doped drain-gate region overlap capacitance
CGDO	F/m	calculated	Non LDD region drain-gate overlap capacitance per channel length
CGEO	F/m	0.0	Gate-substrate overlap capacitance per channel length

Parameter	Unit	Default	Description
CGSL	F/m	0.0	Lightly doped source-gate region overlap capacitance
CGSO	F/m	calculated	Non LDD region source-gate overlap capacitance per channel length
CJSWG	F/m ²	1.e-10	Source/drain (gate side) sidewall junction capacitance per unit width (normalized to 100nm Tsi)
CKAPPA	F/m	0.6	Coefficient for lightly doped region overlap capacitance fringing field capacitance
CLC	m	0.1e-7	Constant term for the short channel model
CLE	-	0.0	Exponential term for the short channel model
CSDSW	F/m	0.0	Source/drain sidewall fringing capacitance per unit length
CSDMIN	V	cal.	Source/drain bottom diffusion minimum capacitance
DLC	m	lint	Length offset fitting parameter for gate charge
DWC	m	wint	Width offset fitting parameter from C-V
MJSWG	V	0.5	Source/drain (gate side) sidewall junction capacitance grading coefficient

Parameter	Unit	Default	Description
PBSWG	V	0.7	Source/drain (gate side) sidewall junction capacitance built in potential
TT	second	1ps	Diffusion capacitance transit time coefficient
VSDFB	V	cal.	Source/drain bottom diffusion capacitance flatband voltage
VSDTH	V	cal.	Source/drain bottom diffusion capacitance threshold voltage
XPART	-	0	Charge partitioning rate flag

Temperature Parameters

Parameter	Unit	Default	Description
AT	m/sec	3.3e4	Temperature coefficient for U_a
CTH0	m°C/(W*s)	0	Normalized thermal capacity
KT1	V	-0.11	Temperature coefficient for the threshold voltage
KT2	-	0.022	Body-bias coefficient of the threshold voltage temperature effect
KTIL	V*m	0	Channel length dependence of the temperature coefficient for the threshold voltage
PRT	Ω -um	0	Temperature coefficient for R_{dsw}
RTH0	m°C/W	0	Normalized thermal resistance

Parameter	Unit	Default	Description
TNOM	°C	25	Temperature at which parameters are expected
UA1	m/V	4.31e-9	Temperature coefficient for U_a
UB1	(m/V) ²	-7.61e-18	Temperature coefficient for U_b
UC1	1/V	-0.056	Temperature coefficient for U_c
UTE	-	-1.5	Mobility temperature exponent
XBJT	-	1	Power dependence of j_{bjt} on temperature
XDIF	-	XBJT	Power dependence of j_{dif} on temperature
XREC	-	1	Power dependence of j_{rec} on temperature
XTUN	-	0	Power dependence of j_{tun} on temperature

Note: BSIMFD refers substrate to the silicon below buried oxide, not the well region in BSIM3. It is used to calculate backgate flatband voltage (V_{fbb}) and parameters related to source/drain diffusion bottom capacitance (V_{sdth} , V_{sdfb} , C_{sdmin}). Positive n_{sub} means the same type of doping as the body and negative n_{sub} means opposite type of doping.

Level 59 Template Output

Additional element templates are added to this model for output of state variables, stored charges, capacitor currents and capacitances.

BSIM3SOI MOSFET FD (Level 59) Template Output

Name	Alias	Description
L	LV1	Channel length (L)
W	LV2	Channel width (W)
AD	LV3	Area of the drain diode (AD)
AS	LV4	Area of the source diode (AS)
ICVDS	LV5	Initial condition for drain-source voltage (VDS)
ICVGS	LV6	Initial condition for gate-source voltage (VGS)
ICVES	LV7	Initial condition for Substrate-source voltage (VES)
VTH	LV9	Threshold voltage (bias dependent)
VDSAT	LV10	Saturation voltage (VDSAT)
PD	LV11	Drain diode periphery (PD)
PS	LV12	Source diode periphery (PS)
RDS	LV13	Drain resistance (squares) (RDS)
RSS	LV14	Source resistance (squares) (RSS)
GDEFF	LV16	Effective drain conductance ($1/R_{Deff}$)
GSEFF	LV17	Effective source conductance ($1/R_{Seff}$)
COVLGS	LV36	Gate-source overlap capacitance
COVLGD	LV37	Gate-drain overlap capacitance
COVLGE	LV38	Gate-substrate overlap capacitance
VES	LX1	Substrate-source voltage (VES)
VGS	LX2	Gate-source voltage (VGS)

Name	Alias	Description
VDS	LX3	Drain-source voltage (VDS)
CDO	LX4	DC drain current (CDO)
CBSO	LX5	DC source-body diode current (CBSO)
CBDO	LX6	DC drain-body diode current (CBDO)
GMO	LX7	DC gate transconductance (GMO)
GDSO	LX8	DC drain-source conductance (GDSO)
GMESO	LX9	DC substrate transconductance (GMBSO)
GBDO	LX10	Conductance of the drain diode (GBDO)
GBSO	LX11	Conductance of the source diode (GBSO)

Meyer and Charge Conservation Model Parameters

Name	Alias	Description
QB	LX12	Body charge (QB)
CQB	LX13	Body charge current (CQB)
QG	LX14	Gate charge (QG)
CQG	LX15	Gate charge current (CQG)
QD	LX16	Channel charge (QD)
CQD	LX17	Channel charge current (CQD)
CGGBO	LX18	$CGGBO = \partial Q_g / \partial V_{gb} = CGS + CGD + CGB$
CGDBO	LX19	$CGDBO = \partial Q_g / \partial V_{db}$, (for Meyer $CGD = -CGDBO$)
CGSBO	LX20	$CGSBO = \partial Q_g / \partial V_{sb}$, (for Meyer $CGS = -CGSBO$)

Name	Alias	Description
CBGBO	LX21	$CBGBO = \partial Q_b / \partial V_{gb}$, (for Meyer CGB=-CBGBO)
CBDBO	LX22	$CBDBO = \partial Q_b / \partial V_{db}$
CBSBO	LX23	$CBSBO = \partial Q_b / \partial V_{sb}$
CDGBO	LX32	$CDGBO = \partial Q_d / \partial V_{gb}$
CDDBO	LX33	$CDDBO = \partial Q_d / \partial V_{db}$
CDSBO	LX34	$CDSBO = \partial Q_d / \partial V_{sb}$
QE	LX35	Substrate charge (QE)
CQE	LX36	Substrate charge current (CQE)
CDEBO	LX37	$CDEBO = \partial Q_d / \partial V_{eb}$
CBEBO	LX38	$CBEBO = \partial Q_b / \partial V_{eb}$
CEEBO	LX39	$CEEBO = \partial Q_e / \partial V_{eb}$
CEGBO	LX40	$CEGBO = \partial Q_e / \partial V_{gb}$
CEDBO	LX41	$CEDBO = \partial Q_e / \partial V_{db}$
CESBO	LX42	$CESBO = \partial Q_e / \partial V_{sb}$
VBS	LX43	Body-source voltage (VBS)
ICH	LX44	Channel current
IBJT	LX45	Parasitic BJT collector current
III	LX46	Impact Ionization current
IGIDL	LX47	GIDL current
ITUN	LX48	Tunneling current

Level 60 UC Berkeley BSIM3-SOI DD Model

The UC Berkeley SOI model (BSIM3SOI) supports Fully Depleted (FD), Partially Depleted (PD), and Dynamically Depleted (DD) SOI devices.

BSIM3DD2.2 for DD SOI devices is installed in the Avant! True-Hspice models as Level 60.

This model is described in the “BSIM3DD2.1 MOSFET MODEL User’s Manual,” which can be found at

<http://www-device.eecs.berkeley.edu/~bsim3soi>

In BSIM3DD2.1, many advanced concepts are introduced to allow transition between PD and FD operation dynamically and continuously, namely the Dynamic Depletion approach.

Model Features

- Dynamic depletion approach is applied on both I-V and C-V. Charge and drain current are scalable with Tbox and Tsi continuously.
- Supports external body bias and backgate bias; a total of 6 nodes.
- Real floating body simulation in both I-V and C-V. Body potential is properly bounded by diode and C-V formulation.
- Self-heating implementation improved.
- Improved impact ionization current model.
- Various diode leakage components and parasitic bipolar current included.
- New depletion charge model (EBCI) introduced for better accuracy in capacitive coupling prediction. An improved BSIM3v3 based model is added as well.
- Dynamic depletion can suit different requirements for SOI technologies.
- Single I-V expression as in BSIM3v3.1 to assure continuities of Ids, Gds, Gm and their derivatives for all bias conditions.

Syntax

The general syntax for including a BSIM3SOI MOSFET element in a netlist is:

General Form

```
Mxxx nd ng ns ne <np> mname <L=val> <W=val> <M=val> <AD=val>
    <AS=val> <PD=val> <PS=val> <NRD=val> <NRS=val> <NRB=val>
    <RTHO=val> <CTHO=val> <off> <BJToff=val>
    <IC=Vds, Vgs, Vbs, Ves, Vps>
```

where the angle brackets indicate optional parameters.

The arguments are as follows:

Mxxx	SOI MOSFET element name. Must begin with M, which can be followed by up to 1023 alphanumeric characters
nd	Drain terminal node name or number
ng	Front gate node name or number
ns	Source terminal node name or number
ne	Back gate (or Substrate) node name or number
np	External body contact node name or number
mname	MOSFET model name reference
L	SOI MOSFET channel length in meters. This parameter overrides DEFL in an OPTIONS statement Default=DEFL with a maximum of 0.1m
W	SOI MOSFET channel width in meters. This parameter overrides DEFW in an OPTIONS statement Default=DEFW with a maximum of 0.1m
M	Multiplier to simulate multiple SOI MOSFETs in parallel. All channel widths, diode leakages, capacitances and resistances are affected by the setting of M Default=1

AD	Drain diffusion area. Overrides DEFAD in the OPTIONS statement Default=DEFAD
AS	Source diffusion area. Overrides DEFAS in the OPTIONS statement Default=DEFAS
PD	Perimeter of the drain junction, including the channel edge. Overrides DEFPD in the OPTIONS statement
PS	Perimeter of the source junction, including the channel edge. Overrides DEFPS in the OPTIONS statement
NRD	Number of squares of drain diffusion for drain series resistance. Overrides DEFNRD in the OPTIONS statement
NRS	Number of squares of source diffusion for source series resistance. Overrides DEFNRS in the OPTIONS statement
NRB	Number of squares for body series resistance
RDC	Additional drain resistance due to contact resistance with units of ohms. This value overrides the RDC setting in the model specification Default =0.0
RSC	Additional source resistance due to contact resistance with units of ohms. This value overrides the RDC setting in the model specification Default=0.0
RTHO	Thermal resistance per unit width <ul style="list-style-type: none"> ■ If not specified, RTHO is extracted from the model card ■ If specified, it will override the one in the model card
CTHO	Thermal capacitance per unit width <ul style="list-style-type: none"> ■ If not specified, CTHO is extracted from the model card ■ If specified, it will override the one in the model card

OFF	Sets initial condition to OFF for this element in DC analysis
BJTOFF	Turns off BJT if equal to 1
IC	Initial guess in the order (drain, front gate, internal body, back gate, external voltage). Vps will be ignored in the case of 4-terminal device. These are used when UIC is present in the .TRAN statement and are overridden by the .IC statement

Level 60 Model Parameters

Note: All additional BSIM3v3 parameters are shown in bold.

Table 10-2: BSIMSOI Model Control Parameters

SPICE Symbol	Description	Unit	Default	Notes (below)
level	Level 60 for BSIMSOI	-	9	-
shMod	Flag for self-heating 0 - no self-heating 1 - self-heating	-	0	
mobmod	Mobility model selector	-	1	-
capmod	Flag for the short channel capacitance model	-	2	nI-1
noimod	Flag for noise model	-	1	-

Table 10-3: Process Parameters

SPICE Symbol	Description	Unit	Default	Notes (below)
Tsi	Silicon film thickness	m	10^{-7}	-
Tbox	Buried oxide thickness	m	3×10^{-7}	-
Tox	Gate oxide thickness	m	1×10^{-8}	-
Nch	Channel doping concentration	$1/\text{cm}^3$	1.7×10^{17}	-
Nsub	Substrate doping concentration	$1/\text{cm}^3$	6×10^{16}	nI-2
ngate	Poly gate doping concentration	$1/\text{cm}^3$	0	-

Table 10-4: DC Parameters (Sheet 1 of 7)

SPICE Symbol	Description	Unit	Default	Notes (below)
vth0	Threshold voltage @ $V_{bs}=0$ for long and wide device	-	0.7	nI-3
k1	First order body effect coefficient	$V^{1/2}$	0.6	-
k2	Second order body effect coefficient	-	0	-
k3	Narrow width coefficient	-	0	-
k3b	Body efficient coefficient of k3	1/V	0	-
Vbsa	Transition body voltage offset	V	0	-
delp	Constant for limiting V_{bseff} to ϕ_s	V	0.02	-

Table 10-4: DC Parameters (Sheet 2 of 7)

SPICE Symbol	Description	Unit	Default	Notes (below)
Kb1	Coefficient of V_{bs0} dependency on V_{es}	-	1	-
Kb3	Coefficient of V_{bs0} dependency on V_{gs} at subthreshold region	-	1	-
Dvbd0	First coefficient of V_{bs0} dependency on L_{eff}	V	0	-
Dvbd1	Second coefficient of V_{bs0} dependency on L_{eff}	V	0	-
w0	Narrow width parameter	m	0	-
nlx	Lateral non-uniform doping parameter	m	1.74e-7	-
dvt0	First coefficient of short-channel effect on V_{th}	-	2.2	-
dvt1	Second coefficient of short-channel effect on V_{th}	-	0.53	-
dvt2	Body-bias coefficient of short-channel effect on V_{th}	1/V	-0.032	-
dvt0w	First coefficient of narrow width effect on V_{th} for small channel length	-	0	-
dvt1w	Second coefficient of narrow width effect on V_{th} for small channel length	-	5.3e6	-
dvt2w	Body-bias coefficient of narrow width effect on V_{th} for small channel length	1/V	-0.032	-

Table 10-4: DC Parameters (Sheet 3 of 7)

SPICE Symbol	Description	Unit	Default	Notes (below)
u0	Mobility at Temp = Tnom NMOSFET PMOSFET	cm ² /(V-sec)	670 250	-
ua	First-order mobility degradation coefficient	m/V	2.25e-9	-
ub	Second-order mobility degradation coefficient	(m/V) ²	5.9e-19	-
uc	Body-effect of mobility degradation coefficient	1/V	-.0465	-
vsat	Saturation velocity at Temp = Tnom	m/sec	8e4	-
a0	Bulk charge effect coefficient for channel length	-	1.0	-
ags	Gate bias coefficient of A _{bulk}	1/V	0.0	-
b0	Bulk charge effect coefficient for channel width	m	0.0	-
b1	Bulk charge effect width offset	m	0.0	-
keta	Body-bias coefficient of bulk charge effect	m	-0.6	-
Abp	Coefficient of A_{beff} dependency on V_{gst}	-	1.0	-
mx	Fitting parameter for A_{beff} calculation	-	-0.9	-
adice0	DICE bulk charge factor	-	1	-
A1	First non-saturation effect parameter	1/V	0.0	-

Table 10-4: DC Parameters (Sheet 4 of 7)

SPICE Symbol	Description	Unit	Default	Notes (below)
A2	Second non-saturation effect parameter	0	1.0	-
rds	Parasitic resistance per unit width	W-mmWr	100	-
prwb	Body effect coefficient Rds	1/V	0	-
prwg	Gate bias effect coefficient of Rds	$1/V^{1/2}$	0	-
wr	Width offset from Weff for Rds calculation	-	1	-
wint	Width offset fitting parameter from I-V without bias	m	0.0	-
lint	Length offset fitting parameter from I-V without bias	m	0.0	-
dwg	Coefficient of W_{eff} 's gate dependence	m/V	0.0	
dwb	Coefficient of W_{eff} 's substrate body bias dependence	$m/V^{1/2}$	0.0	
voff	Offset voltage in the subthreshold region for large W and L	V	-0.08	-
nfactor	Subthreshold swing factor	-	1	-
eta0	DIBL coefficient in subthreshold region	-	0.08	-
etab	Body-bias coefficient for the subthreshold DIBL effect	1/V	-0.07	-
dsub	DIBL coefficient exponent	-	0.56	-
cit	Interface trap capacitance	F/m ²	0.0	-

Table 10-4: DC Parameters (Sheet 5 of 7)

SPICE Symbol	Description	Unit	Default	Notes (below)
cdsc	Drain/Source to channel coupling capacitance	F/m ²	2.4e-4	-
cdscb	Body-bias sensitivity of C _{dsc}	F/m ²	0	-
cdscd	Drain-bias sensitivity of C _{dsc}	F/m ²	0	-
pclm	Channel length modulation parameter	-	1.3	-
pdibl1	First output resistance DIBL effect correction parameter	-	.39	-
pdibl2	Second output resistance DIBL effect correction parameter	-	0.086	-
drout	L dependence coefficient of the DIBL correction parameter in Rout	-	0.56	-
pvag	Gate dependence of early voltage	-	0.0	-
delta	Effective V _{ds} parameter	-	0.01	-
aii	1st L_{eff} dependence V_{dsatii} parameter	1/V	0.0	-
bii	2nd L_{eff} dependence V_{dsatii} parameter	m/V	0.0	-
cii	1st V_{ds} dependence V_{dsatii} parameter	-	0.0	-
dii	2nd dependence V_{dsatii} parameter	V	-1.0	-
alpha0	First parameter of impact ionization current	m/V	0.0	-

Table 10-4: DC Parameters (Sheet 6 of 7)

SPICE Symbol	Description	Unit	Default	Notes (below)
alpha1	Second parameter of impact ionization current	1/V	1.0	-
beta0	Third parameter of impact ionization current	V	30	-
Agidl	GIDL constant	Ω^{-1}	0.0	-
Bgidl	GIDL exponential coefficient	V/m	0.0	-
Ngidl	GIDL V_{ds} enhancement coefficient	V	1.2	-
ntun	Reverse tunneling non-ideality factor	-	10.0	-
Ndiode	Diode non-ideality factor	-	1.0	-
Isbjt	BJT injection saturation current	A/m^2	1e-6	-
Isdif	Body to source/drain injection saturation current	A/m^2	0.0	-
Isrec	Recombination in depletion saturation current	A/m^2	1e-5	-
Istun	Reverse tunneling saturation current	A/m^2	0.0	-
Edl	Electron diffusion length	m	2e-6	-
Kbjt1	Parasitic bipolar early effect coefficient	m/V	0	-
Rbody	Intrinsic body contact sheet resistance	ohm/m^2	0.0	-
Rbsh	Extrinsic body contact sheet resistance	ohm/m^2	0.0	-

Table 10-4: DC Parameters (Sheet 7 of 7)

SPICE Symbol	Description	Unit	Default	Notes (below)
rsh	Source drain sheet resistance in ohm per square	Ω/square	0.0	-

Table 10-5: AC and Capacitance Parameters

SPICE Symbol	Description	Unit	Default	Notes (below)
xpart	Charge partitioning rate flag	-	0	
cgso	Non LDD region source-gate overlap capacitance per channel length	F/m	calculated	nC-1
cgdo	Non LDD region drain-gate overlap capacitance per channel length	F/m	calculated	nC-2
cgeo	Gate substrate overlap capacitance per unit channel length	F/m	0.0	-
cjswg	Source/Drain (gate side) sidewall junction Capacitance per unit width (normalized to 100nm T_{si})	F/m ²	1e-10	-
pbswg	Source/Drain (gate side) sidewall junction capacitance built in potential	V	.7	-
mjswg	Source/Drain (gate side) sidewall junction capacitance grading coefficient	V	0.5	-
tt	Diffusion capacitance transit time coefficient	second	1ps	-

Table 10-5: AC and Capacitance Parameters (Continued)

SPICE Symbol	Description	Unit	Default	Notes (below)
vsdfb	Source/drain bottom diffusion capacitance flatband voltage	V	calculated	nC-3
vsdth	Source/drain bottom diffusion capacitance threshold voltage	V	calculated	nC-4
csdmin	Source/drain bottom diffusion minimum capacitance	V	calculated	nC-5
asd	Source/drain bottom diffusion smoothing parameter	-	0.3	-
csdesw	Source/drain sidewall fringing capacitance per unit length	F/m	0.0	-
cgs1	Light doped source-gate region overlap capacitance	F/m	0.0	-
cgd1	Light doped drain-gate region overlap capacitance	F/m	0.0	-
ckappa	Coefficient for lightly doped region overlap capacitance fringing field capacitance	F/m	0.6	-
cf	Gate to source/drain fringing field capacitance	F/m	calculated	nC-6
clc	Constant term for the short channel mode	m	0.1×10^{-7}	-
cle	Exponential term for the short channel mode	none	0.0	-
dlc	Length offset fitting parameter from C-V	m	lint	-
dwc	Width offset fitting parameter from C-V	m	wint	-

Table 10-6: Temperature Parameters

SPICE Symbol	Description	Unit	Default	Notes (below)
tnom	Temperature at which parameters are expected	°C	27	-
ute	Mobility temperature exponent	none	-1.5	-
kt1	Temperature coefficient for threshold voltage	V	-0.11	-
kt11	Channel length dependence of the temperature coefficient for threshold voltage	V*m	0.0	
kt2	Body-bias coefficient of the Vth temperature effect	none	0.022	-
ua1	Temperature coefficient for U _a	m/V	4.31e-9	-
ub1	Temperature coefficient for U _b	(m/V) ²	-7.61e-18	-
uc1	Temperature coefficient for U _c	1/V	-.056	nT-1
at	Temperature coefficient for saturation velocity	m/sec	3.3e4	-
cth0	Normalized thermal capacity	m°C/(W*s ec)	0	-
prt	Temperature coefficient for R _{dsw}	Ω-μm	0	-
rth0	Normalized thermal resistance	m°C/W	0	-

Table 10-6: Temperature Parameters (*Continued*)

SPICE Symbol	Description	Unit	Default	Notes (below)
xbjt	Power dependence of j_{bjt} on temperature	none	2	-
xdif	Power dependence of j_{dif} on temperature	none	2	-
xrec	Power dependence of j_{rec} on temperature	none	20	-
xtun	Power dependence of j_{tun} on temperature	none	0	-

Table 10-7: Model Parameter Notes

nI-1	<i>Capmod</i> 0 and 1 do not have the dynamic depletion calculation. Therefore, ddMod does not work with <i>capmod</i> .
nI-2	BSIMSOI refers substrate to the silicon below buried oxide, not the well region in BSIM3. It is used to calculate backgate flatband voltage (V_{fbb}) and parameters related to source/drain diffusion bottom capacitance (V_{sdth} , V_{sdfb} , C_{sdmin}). Positive n_{sub} means the same type of doping as the body and negative n_{sub} means opposite type of doping.
nC-1	<p>If <i>cgso</i> is not given then it is calculated using: if (<i>dlc</i> is given and is greater than 0) then, $cgso = pl = (dlc * cox) - cgs1$</p> <ul style="list-style-type: none"> ■ if (the previously calculated $cgso < 0$), then $cgso = 0$ ■ else $cgso = 0.6 * Tsi * cox$
nC-2	<i>Cgdo</i> is calculated similar to <i>Csdo</i>

Table 10-7: Model Parameter Notes (Continued)

nC-3	<p>If (n_{sub} is positive)</p> $V_{\text{sdfb}} = -\frac{kT}{q} \log\left(\frac{10^{20} \cdot n_{\text{sub}}}{n_i \cdot n_i}\right) - 0.3$ <p>else</p> $V_{\text{sdfb}} = -\frac{kT}{q} \log\left(\frac{10^{20}}{n_{\text{sub}}}\right) + 0.3$
nC-4	<p>If (n_{sub} is positive)</p> $\phi_{\text{sd}} = 2\frac{kT}{q} \log\left(\frac{n_{\text{sub}}}{n_i}\right), \Upsilon_{\text{sd}} = \frac{5.753 \times 10^{-12} \sqrt{n_{\text{sub}}}}{C_{\text{box}}}$ $V_{\text{sdth}} = V_{\text{sdfb}} + \phi_{\text{sd}} + \Upsilon_{\text{sd}} \sqrt{\phi_{\text{sd}}}$ <p>else</p> $\phi_{\text{sd}} = 2\frac{kT}{q} \log\left(-\frac{n_{\text{sub}}}{n_i}\right), \Upsilon_{\text{sd}} = \frac{5.753 \times 10^{-12} \sqrt{-n_{\text{sub}}}}{C_{\text{box}}}$ $V_{\text{sdth}} = V_{\text{sdfb}} - \phi_{\text{sd}} + -\Upsilon_{\text{sd}} \sqrt{\phi_{\text{sd}}}$
nC-5	$X_{\text{sddep}} = \sqrt{\frac{2\epsilon_{\text{si}}\phi_{\text{sd}}}{q n_{\text{sub}} \cdot 10^6 }}, C_{\text{sddep}} = \frac{\epsilon_{\text{si}}}{X_{\text{sddep}}}, C_{\text{sdmin}} = \frac{C_{\text{sddep}}C_{\text{box}}}{C_{\text{sddep}} + C_{\text{box}}}$
nC-6	<p>If cf is not given then it is calculated using</p> $CF = \frac{2\epsilon_{\text{ox}}}{\pi} \ln\left(1 + \frac{4 \times 10^{-7}}{T_{\text{ox}}}\right)$
nT-1	<p>For mobmod=1 and 2, the unit is m/V^2. Default is -5.6E-11. For mobmod=3, unit is $1/\text{V}$ and default is -0.056.</p>

Level 61 RPI a-Si TFT Model

Level 61 in the Avant! True-Hspice models is an AIM-SPICE MOS15 amorphous silicon (a-Si) thin-film transistor (TFT) model.

Model Features

AIM-SPICE MOS15 a-Si TFT model features include:

- Modified charge control model; induced charge trapped in localized states
- Above threshold includes:
 - Field effect mobility becoming a function of gate bias
 - Band mobility dominated by lattice scattering
- Below threshold
 - Fermi level located in deep localized states
 - Relate position of Fermi level, including the deep DOS back to the gate bias
- Empirical expression for current at large negative gate biases for hole-induced leakage current
- Interpolation techniques are applied to the equations to unify the model

Using Level 61

When using the AIM-SPICE MOS15 a-Si TFT model:

1. Set Level=61 to identify the model as the AIM-SPICE MOS15 a-Si TFT model.
2. The default value for L is 100 m, and the default value for W is 100 m.
3. The Level 61 model is a 3-terminal model. No bulk node exists; therefore no parasitic drain-bulk or source-bulk diodes are appended to the model. A fourth node can be specified, but does not affect simulation results.
4. The default room temperature is 25C in the Avant! True-Hspice models, but is 27C in some other simulators. The user may choose whether or not to set the nominal simulation temperature to 27C, by adding .OPTION TNOM=27 to the netlist.

Example

This is an example of how the Avant! True-Hspice model and element statement modified for use with Level 61.


```
mckt drain gate source nch L=10e-6 W=10e-6
.MODEL nch nmos Level=61
+ alphasat = 0.6 cgdo = 0.0 cgso = 0.0 def0 = 0.6
+ delta = 5.0 el = 0.35 emu = 0.06 eps = 11
+ epsi = 7.4 gamma = 0.4 gmin = 1e23 iol = 3e-14
+ kasat = 0.006 kvt = -0.036 lambda = 0.0008 m = 2.5
+ muband = 0.001 rd = 0.0 rs = 0.0 sima0 = 1e-14
+ tnom = 27 tox = 1.0e-7 v0 = 0.12 vaa = 7.5e3
+ vds1 = 7 vfb = -3 vgs1 = 7 vmin = 0.3 vto = 0.0
```

Level 61 Model Parameters

Name	Unit	Default	Description
ALPHASAT	-	0.6	Saturation modulation parameter
CGDO	F/m	0.0	Gate-drain overlap capacitance per meter channel width
CGSO	F/m	0.0	Gate-source overlap capacitance per meter channel width
DEF0	eV	0.6	Dark Fermi level position
DELTA	-	5	Transition width parameter
EL	eV	0.35	Activation energy of the hole leakage current
EMU	eV	0.06	Field effect mobility activation energy
EPS	-	11	Relative dielectric constant of substrate
EPSI	-	7.4	Relative dielectric constant of gate insulator
GAMMA	-	0.4	Power law mobility parameter
GMIN	m ⁻³ eV ⁻¹	1E23	Minimum density of deep states

Name	Unit	Default	Description
IOL	A	3E-14	Zero bias leakage current parameter
KASAT	1/°C	0.006	Temperature coefficient of ALPHASAT
KVT	V/°C	-0.036	Threshold voltage temperature coefficient
LAMBDA	1/V	0.0008	Output conductance parameter
M	-	2.5	Knee shape parameter
MUBAND	m ² /Vs	0.001	Conduction band mobility
RD	m	0.0	Drain resistance
RS	m	0.0	Source resistance
SIGMA0	A	1E-14	Minimum leakage current parameter
TNOM	°C	25	Parameter measurement temperature
TOX	m	1E-7	Thin-oxide thickness
V0	V	0.12	Characteristic voltage for deep states
VAA	V	7.5E3	Characteristic voltage for field effect mobility
VDSL	V	7	Hole leakage current drain voltage parameter
VFB	V	-3	Flat band voltage
VGSL	V	7	Hole leakage current gate voltage parameter
VMIN	V	0.3	Convergence parameter
VTO	V	0.0	Zero-bias threshold voltage

Equivalent Circuit



Model Equations

Drain Current

$$I_{ds} = I_{\text{leakage}} + I_{ab}$$

$$I_{ab} = g_{ch} V_{dse} (1 + \text{LAMBDA} \cdot V_{ds})$$

$$V_{dse} = \frac{V_{ds}}{[1 + (V_{ds}/V_{sate})^M]^{1/M}}$$

$$V_{sate} = \alpha_{sat} V_{gte}$$

$$g_{ch} = \frac{g_{chi}}{1 + g_{chi}(\text{RS} + \text{RD})}$$

$$g_{chi} = qn_s W \cdot \text{MUBAND}/L$$

$$n_s = \frac{n_{sa} n_{sb}}{n_{sa} + n_{sb}}$$

$$n_{sa} = \frac{EPSI \cdot V_{gte}}{q \cdot TOX} \left(\frac{V_{gte}}{V_{aat}} \right)^{GAMMA}$$

$$n_{sb} = n_{so} \left(\frac{t_m}{TOX} \frac{V_{gfbe}}{V0} \frac{EPSI}{EPS} \right)^{\frac{2 \cdot V0}{V_e}}$$

$$n_{so} = N_c t_m \frac{V_e}{V0} \exp\left(-\frac{DEF0}{V_{th}}\right)$$

$$N_c = 3.0 \cdot 10^{25} \text{ m}^{-3}$$

$$V_e = \frac{2 \cdot V0 \cdot V_{tho}}{2 \cdot V0 - V_{th}}$$

$$t_m = \sqrt{\frac{EPS}{2q \cdot GMIN}}$$

$$V_{gte} = \frac{VMIN}{2} \left[1 + \frac{V_{gt}}{VMIN} + \sqrt{DELTA^2 + \left(\frac{V_{gt}}{VMIN} - 1 \right)^2} \right]$$

$$V_{gt} = V_{gs} - V_T$$

$$V_{gfbe} = \frac{VMIN}{2} \left[1 + \frac{V_{gfb}}{VMIN} + \sqrt{DELTA^2 + \left(\frac{V_{gfb}}{VMIN} - 1 \right)^2} \right]$$

$$V_{gfb} = V_{gs} - V_{FB}$$

$$I_{leakage} = I_{hl} + I_{min}$$

$$I_{hl} = IOL \left[\exp\left(\frac{V_{ds}}{VDSL}\right) - 1 \right] \exp\left(-\frac{V_{gs}}{VGSL}\right) \exp\left[\frac{EL}{q} \left(\frac{1}{V_{tho}} - \frac{1}{V_{th}} \right) \right]$$

$$I_{min} = SIGMA0 \cdot V_{ds}$$

Temperature Dependence

$$V_{th0} = k_B \cdot TNOM / q$$

$$V_{th} = k_B \cdot (TEMP) / q$$

$$V_{aat} = VAA \exp \left[\frac{EMU}{q \cdot GAMMA} \left(\frac{1}{V_{th}} - \frac{1}{V_{th0}} \right) \right]$$

$$V_T = VTO + KVT(TEMP - TNOM)$$

$$\alpha_{sat} = ALPHASAT + KASAT(TEMP - TNOM)$$

Capacitance

$$C_{gs} = C_f + \frac{2}{3} C_{gc} \left[1 - \left(\frac{V_{sate} - V_{dse}}{2V_{sate} - V_{dse}} \right)^2 \right]$$

$$C_{gd} = C_f + \frac{2}{3} C_{gc} \left[1 - \left(\frac{V_{sate}}{2V_{sate} - V_{dse}} \right)^2 \right]$$

$$C_f = 0.5 \cdot EPS \cdot W$$

$$C_{gs} = q \frac{dn_{sc}}{dV_{gs}}$$

$$n_{sc} = \frac{n_{sac} n_{sbc}}{n_{sac} + n_{sbc}}$$

$$n_{sac} = \frac{EPSI \cdot V_{gte}}{q \cdot TOX}$$

$$n_{sbc} = n_{sb}$$

Level 62 RPI Poli-Si TFT Model

The Avant! True-Hspice Level 62 model is an AIM-SPICE MOS16 poly-silicon (Poli-Si) thin-film transistor (TFT) model.

Model Features

The AIM-SPICE MOS16 Poli-Si TFT model features include:

- A design based on the crystalline MOSFET model
- Field effect mobility that becomes a function of gate bias
- Effective mobility that accounts for trap states:
 - For low V_{gs} , it is power law
 - For high V_{gs} , it is constant
- Reverse bias drain current function of electric field near drain and temperature
- A design independent of channel length
- A unified DC model that includes all four regimes for channel lengths down to 4 μm :
 - Leakage (thermionic emission)
 - Subthreshold (diffusion-like model)
 - Above threshold (c-Si-like, with mFet)
 - Kink (impact ionization with feedback)
- An AC model that accurately reproduces C_{gc} frequency dispersion
- An automatic scaling of model parameters that accurately model a wide range of device geometries

Using Level 62 with Avant! Simulators

When using the AIM-SPICE MOS16 Poli-Si TFT model:

1. Set Level=62 to identify the model as the AIM-SPICE MOS16 Poli-Si TFT model.
2. The default value for L is 100 μm , and the default value for W is 100 μm .

3. The Level 62 model is a 3-terminal model. No bulk node exists; therefore no parasitic drain-bulk or source-bulk diodes are appended to the model. A fourth node can be specified, but does not affect simulation results.
4. The default room temperature is 25°C in the Avant! True-Hspice models, but is 27°C in some other simulators. You can choose whether to set the nominal simulation temperature to 27°C by adding .OPTION TNOM=27 to the netlist.

Example

This is an example of a True-Hspice model and element statement modified for use with Level 62:

```
mckt drain gate source nch L=10e-6 W=10e-6
.MODEL nch nmos Level=62
+ asat = 1 at = 3e-8 blk = 0.001 bt = 0.0 cgdo = 0.0
+ cgso = 0.0 dasat = 0.0 dd = 1.4e-7 delta = 4.0
+ dg = 2.0e-7 dmul = 0.0 dvt = 0.0 dvto = 0.0 eb = 0.68
+ eta = 7 etac0 = 7 etac00 = 0 i0 = 6.0 i00 = 150
+ lasat = 0lkink = 19e-6 mc = 3.0 mk = 1.3 mmu = 3.0
+ mu0 = 100 mul = 0.0022 mus = 1.0 rd = 0.0 rdx = 0.0
+ rs = 0.0 rsx = 0.0 tnom = 27 tox = 1.0e-7 vfb = -0.1
+ vkink = 9.1 von = 0.0 vto = 0.0
```

Level 62 Model Parameters


Name	Unit	Default	Description
ASAT	-	1	Proportionality constant of V _{sat}
AT	m/V	3E-8	DIBL parameter 1
BLK	-	0.001	Leakage barrier lowering constant
BT	m·V	1.9E-6	DIBL parameter 2
CAPMOD	-	0	Model capacitance selector (zero is recommended)

Name	Unit	Default	Description
CGDO	F/m	0	Gate-drain overlap capacitance per meter channel width
CGSO	F/m	0	Gate-source overlap capacitance per meter channel width
DASAT	1/°C	0	Temperature coefficient of ASAT
DD	m	1400 Å	Vds field constant
DELTA	-	4.0	Transition width parameter
DG	m	2000 Å	Vgs field constant
DMU1	cm ² /Vs°C	0	Temperature coefficient of MU1
DVT	V	0	The difference between VON and the threshold voltage
DVTO	V/°C	0	Temperature coefficient of VTO
EB	EV	0.68	Barrier height of diode
ETA	-	7	Subthreshold ideality factor
ETAC0	-	ETA	Capacitance subthreshold ideality factor at zero drain bias
ETAC00	1/V	0	Capacitance subthreshold coefficient of drain bias
I0	A/m	6.0	Leakage scaling constant
I00	A/m	150	Reverse diode saturation current
KSS	-	0	Small signal parameter (zero is recommended)
LASAT	M	0	Coefficient for length dependence of ASAT

Name	Unit	Default	Description
LKINK	M	19E-6	Kink effect constant
MC	-	3.0	Capacitance knee shape parameter
MK	-	1.3	Kink effect exponent
MMU	-	3.0	Low field mobility exponent
MU0	cm^2/Vs	100	High field mobility
MU1	cm^2/Vs	0.0022	Low field mobility parameter
MUS	cm^2/Vs	1.0	Subthreshold mobility
RD		0	Drain resistance
RDX	Ω	0	Resistance in series with C_{gd}
RS		0	Source resistance
RSX	Ω	0	Resistance in series with C_{gs}
TNOM	$^{\circ}\text{C}$	25	Parameter measurement temperature
TOX	m	1e-7	Thin-oxide thickness
V0	V	0.12	Characteristic voltage for deep states
VFB	V	-0.1	Flat band voltage
VKINK	V	9.1	Kink effect voltage
VON	V	0	On-voltage
VSI	V	2.0	vgs dependence parameter
VST	V	2.0	vgs dependence parameter
VTO	V	0	Zero-bias threshold voltage

Name	Unit	Default	Description
ZEROC	-	0	Flag for capacitance calculations in capmod=1 (capmod=1:set the capacitance value 0, capmod=0:calculation capacitance).

Equivalent Circuit



Model Equations

Drain Current

Total Current

The total current is:

$$I_{ds} = \left(\frac{I_a \cdot I_{sub}}{I_a + I_{sub}} + I_{leak} \right) \cdot (1 + I_{kink})$$

Subthreshold Current

The expression for the subthreshold current is given by:

$$I_{sub} = MUS \cdot C_{ox} \frac{W}{L} V_{sth}^2 \exp\left(\frac{V_{GT}}{V_{sth}}\right) \left[1 - \exp\left(-\frac{V_{DS}}{V_{sth}}\right)\right]$$

$$I_{sub} = MUS \cdot C_{ox} \cdot \frac{W_{eff}}{L_{eff}} \cdot V_{sth}^2 \cdot \exp\left(\frac{V_{GT}}{V_{sth}}\right) \cdot \left(1 - \exp\left(-\frac{V_{DS}}{V_{sth}}\right)\right)$$

$$C_{ox} = \frac{\epsilon_i \cdot W_{eff} \cdot L_{eff}}{T_{ox}}$$

$$V_{sth} = ETA \cdot V_{th}$$

$$V_{th} = \frac{k_B \cdot TEMP}{q}$$

$$V_{GT} = V_{GS} - V_{Teff}$$

$$V_{Teff} = V_{TX} - \frac{AT \cdot V_{DS}^2 + BT}{L_{eff} \cdot \left(1 + \exp\left(\frac{V_{GS} - V_{ST} - V_{TX}}{V_{SI}}\right)\right)}$$

where ϵ_i is the dielectric constant of the oxide and k_B is the Boltzmanns constant.

Above threshold ($V_{GT} > 0$), the conduction current is given by:

$$I_a = \begin{cases} \frac{\mu_{FET} \cdot C_{ox} \cdot W_{eff}}{L_{eff}} \left(V_{GTE} \cdot V_{DS} - \frac{V_{DS}^2}{2 \cdot \alpha_{sat}} \right) & \text{for } V_{DS} \leq \alpha_{sat} V_{GTE} \\ \frac{\mu_{FET} \cdot C_{ox} \cdot W_{eff} \cdot V_{GTE}^2 \cdot \alpha_{sat}}{2 \cdot L_{eff}} & \text{for } V_{DS} > \alpha_{sat} V_{GTE} \end{cases}$$

$$\frac{1}{\mu_{FET}} = \frac{1}{MUO} + \frac{1}{\mu 1 \cdot \left(\frac{2 \cdot V_{GTE}}{V_{sth}} \right)^{MMU}}$$

$$V_{GTE} = V_{sth} \cdot \left[1 + \frac{V_{GT}}{2 \cdot V_{sth}} + \sqrt{DELTA^2 + \left(\frac{V_{GT}}{2 \cdot V_{sth}} - 1 \right)^2} \right]$$

Subthreshold Leakage Current

Subthreshold leakage current is the result of thermionic field emission of carriers through the grain boundary trap states and is described by:

$$I_{leak} = IO \cdot W_{eff} \cdot \left[\exp \left(\frac{q \cdot BLK \cdot V_{DS}}{k \cdot T} \right) - 1 \right] \cdot (X_{TFE} + X_{TE}) + I_{diode}$$

$$X_{TFE} = \frac{X_{TFE,lo} \cdot X_{TFE,hi}}{X_{TFE,lo} + X_{TFE,hi}}$$

where:

$$X_{TE} = \exp(-W_c)$$

$$W_c = \frac{E_c - E_t}{k \cdot T} = \frac{0.55eV}{k \cdot T}$$

$$X_{TFE,lo} = \begin{cases} \frac{4\sqrt{\pi}}{3} \cdot f \cdot \exp\left(\frac{4}{27} \cdot f^2 - W_c\right) & \text{for } f \leq f_{lo} \\ X_{TFE,lo}(f_{lo}) \exp\left[\left(\frac{1}{f_{lo}} + \frac{8}{27} \cdot f_{lo}\right) \cdot (f - f_{lo})\right] & \text{for } f > f_{lo} \end{cases}$$

$$f = \frac{F_{\min}}{2} \left[1 + \frac{\frac{F_f}{F_{fo}}}{\frac{F_{\min}}{F_{fo}}} + \sqrt{DELTA^2 + \left(\frac{\frac{F_f}{F_{fo}}}{\frac{F_{\min}}{F_{fo}}} - 1 \right)^2} \right]$$

$$F_{\min} = 1e^{-4}$$

$$X_{TFE,lo}(f_{lo}) = \frac{2\sqrt{4\pi}}{3} \cdot f_{lo} \cdot \exp\left(\frac{4}{27} f_{lo}^2 - W_c\right)$$

$$F_f = \left(\frac{V_{DS}}{DD} - \frac{V_{GS} - V_{FB}}{DG} \right)$$

$$F_{fo} = (k \cdot T)^{3/2} \cdot \left(\frac{4}{3} \cdot \frac{2\pi\sqrt{2m^*}}{q \cdot h} \right)$$

$$m^* = 0.27 \cdot m_0$$

$$f_{lo} = \frac{3}{2} \cdot (\sqrt{W_c + 1} - 1)$$

$$X_{TFE,hi} = \begin{cases} \frac{2W_c}{3} \cdot \exp\left(1 - \frac{2W_c}{3}\right) & \text{for } f < f_{hi} \\ \left(1 - \frac{3\sqrt{W_c}}{2 \cdot f}\right)^{-1} \exp\left[\frac{-W_c^{3/2}}{f}\right] & \text{for } f \geq f_{hi} \end{cases}$$

$$f_{hi} = 3 \cdot \left(\frac{W_c^{3/2}}{2W_c - 3} \right)$$

$$I_{diode} = IOO \cdot W_{eff} \cdot \exp\left(-\frac{EB}{k \cdot T}\right) \left[1 - \exp\left(-\frac{q \cdot V_{DS}}{k \cdot T}\right)\right]$$

Impact Ionization Effect

Finally, for very large drain biases, the kink effect is observed. It is modeled as impact ionization in a narrow region near the drain. The impact ionization current, I_{kink} , is added to the drain current.

The expression can be written as:

$$I_{kink} = A_{kinkt} \cdot (V_{DS} - V_{DSE}) \cdot \exp\left(-\frac{VKINK}{V_{DS} - V_{DSE}}\right)$$

$$A_{kinkt} = \frac{1}{VKINK} \left(\frac{LKINK}{L_{eff}}\right)^{MK}$$

$$V_{DSE} = \frac{V_{DS}}{\left(1 + \left(\frac{V_{DS}}{V_{DSAT}}\right)^3\right)^{1/3}} - V_{th}$$

$$V_{DSAT} = \alpha_{sat} \cdot V_{GTE}$$

Threshold Voltage

If VTO is not specified:

$$V_T = VON - DVT$$

else:

$$V_T = VTO$$

Temperature Dependence

$$V_{TX} = V_T - DVTO \cdot (TEMP - TNOM)$$

$$\mu_1 = MU1 + DMU1 \cdot (TEMP - TNOM)$$

$$\alpha_{sat} = ASAT - \frac{LASAT}{L_{eff}} - DASAT \cdot (TEMP - TNOM)$$

Capacitance

CAPMOD=0:

$$C_{gs} = C_f + \frac{2}{3} \cdot C_{gcs} \cdot \left[1 - \left(\frac{V_{DSAT} - V_{DSEX}}{2V_{DSAT} - V_{DSEX}} \right)^2 \right]$$

$$C_{gd} = C_f + \frac{2}{3} \cdot C_{gcd} \cdot \left[1 - \left(\frac{V_{DSAT}}{2V_{DSAT} - V_{DSEX}} \right)^2 \right]$$

$$C_f = 0.5 \cdot EPS \cdot W_{eff}$$

$$C_{gcd} = \frac{C_{ox}}{1 + \eta_{cd} \cdot \exp\left(-\frac{V_{GTX}}{\eta_{cd} \cdot V_{th}}\right)}$$

$$C_{gcs} = \frac{C_{ox}}{1 + ETAC0 \cdot \exp\left(-\frac{V_{GTX}}{ETAC0 \cdot V_{th}}\right)}$$

$$C_{ox} = \frac{W_{eff} \cdot L_{eff} \cdot \epsilon_i}{TOX}, \quad \eta_{cd} = ETAC0 + ETAC00 \cdot V_{DSEX}$$

$$V_{DSEX} = \frac{V_{DS}}{\left[1 + \left(\frac{V_{DS}}{V_{DSAT}} \right)^{MC} \right]^{\frac{1}{MC}}}$$

$$V_{GTX} = V_{GS} - V_{TX}$$

CAPMOD=1:

If ZEROC is equal to 1:

$$V_{gst} = V_{GS} - V_{TX}$$

$$\Phi = 0.6$$

- $V_{gst} < \frac{-\Phi}{2}$ $C_{gs} = C_{gd} = 0$
- $\frac{-\Phi}{2} \leq V_{gst} < 0$ $C_{gs} = \frac{4 \cdot V_{gst} \cdot C_{ox}}{3 \cdot \Phi} + \frac{2 \cdot C_{ox}}{3}, C_{gd} = 0$
- $V_{gst} \geq 0$ $\left\{ \begin{array}{l} V_{DS} \geq V_{DSAT} \quad C_{gs} = \frac{2C_{ox}}{3}, \quad C_{gd} = 0 \\ V_{DS} < V_{DSAT} \quad C_{gd} = \frac{2}{3} \cdot C_{ox} \cdot \left[1 - \left(\frac{V_{DSAT}}{2V_{DSAT} - V_{DSE}} \right)^2 \right] \\ C_{gs} = \frac{2}{3} \cdot C_{ox} \cdot \left[1 - \left(\frac{V_{DSAT} - V_{DSE}}{2V_{DSAT} - V_{DSE}} \right)^2 \right] \end{array} \right.$

$$C_{ox} = \frac{\epsilon_i \cdot W_{eff} \cdot L_{eff}}{T_{ox}}$$

$$V_{DSEX} = \frac{V_{DS}}{\left[1 + \left(\frac{V_{DS}}{V_{DSAT}} \right)^{MC} \right]^{\frac{1}{MC}}}$$

Geometry Effect

$$W_{eff} = W + XW$$

$$L_{eff} = L + XL$$

Level 63 Phillips MOS11 Model

The Philips MOS Model 11, Level 1100, is available as Level 63 in the Avant! True-Hspice models (based on the “Unclassified Report NL-UR 2001/813” by R. Langevelde). Also, for the parasitic diode model, the Philips JUNCAP Parasitic Diode Model was added.

For additional information regarding the MOS Model 11 and the Philips JUNCAP Parasitic Diode Model, see:

http://www.semiconductors.philips.com/Philips_Models

Using the Phillips MOS11 Model

1. Set Level=63 to identify the model as Philips MOS Model 11.
2. The default room temperature is 25 in the Avant! True--Hspice models, but is 27 in most other simulators. When comparing to other simulators, set the simulation temperature to 27, using either .TEMP 27 or .OPTIONS TNOM=27.
3. The set of model parameters should always include the model reference temperature, TR, which corresponds to TREF in other levels in the Avant! True-Hspice models. The default for TR is 21.0, to match the Philips simulator.
4. The model has its own charge-based capacitance model. This model ignores the CAPOP parameter, which selects different capacitance models.
5. The model uses the analytical derivatives for the conductances. This model ignores the DERIV parameter, which selects the finite difference method.
6. You can use DTEMP with this model. DTEMP increases the temperature of individual elements, relative to the circuit temperature. Set DTEMP on the element line.
7. Because the defaults are non-zero, you should set *every* model parameter listed in the Level 63 Model Parameters table, in the .MODEL statement.

8. The general syntax for the MOSFET element is the same as the other standard MOSFET models, other than PS and PD. In Level=63, PS and PD are the length of the sidewall of the source/drain, which is not under the gate.
9. MOS11 has its own LMIN parameter, which has a different definition from that of Star-Hspice and Star-Sim simulators. To avoid the conflict with LMIN in simulation, the LMIN parameter in HPICE Level=63 was changed to LLMIN.

Description of Parameters

Table 10-8: Level 63 MOS11 Parameters (Sheet 1 of 10)

Name	Description	Units	NMOS	PMOS
LEVEL	Level of this model	-	1	1
LER	Effective channel length of the reference transistor	m	1E-6	1E-6
WER	Effective channel width of the reference transistor	m	1E-5	1E-5
LVAR	Difference between the actual and the programmed poly silicon gate length	m	0	0
LAP	Effective channel length reduction per side due to the lateral diffusion of the source/drain dopant ions	m	4E-8	4E-8
WVAR	Difference between the actual and the programmed field oxide opening	m	0	0

Table 10-8: Level 63 MOS11 Parameters (Sheet 2 of 10)

Name	Description	Units	NMOS	PMOS
WOT	Effective reduction of the channel width per side due to the lateral diffusion of the channel stop dopant ions	m	0	0
TR	Temperature at which the parameters for the reference transistor have been determined	°C	21	21
VFBR	Flat-band voltage for the reference transistor at the reference temperature	V	-1.05	-1.05
STVFB	Coefficient of the temperature dependence of V_{FB}	V/K	5E-4	5E-4
KOR	Body-effect factor for the reference transistor	$V^{1/2}$	0.5	0.5
SLKO	Coefficient of the length dependence of k_O	$V^{1/2}m$	0	0
SL2KO	Second coefficient of the length dependence of k_O	$V^{1/2}m^2$	0	0
SWKO	Coefficient of the width dependence of k_O	$V^{1/2}m$	0	0
KPINV	Inverse of body –effect factor of the poly-silicon gate	$V^{-1/2}$	0	0
PHIBR	Surface potential at the onset of strong inversion at the reference temperature	V	0.95	0.95

Table 10-8: Level 63 MOS11 Parameters (Sheet 3 of 10)

Name	Description	Units	NMOS	PMOS
SLPHIB	Coefficient of the length dependence of ϕ_B	Vm	0	0
SL2PHIB	Second coefficient of the length dependence of ϕ_B	Vm ²	0	0
SWPHIB	Coefficient of the width dependence of ϕ_B	Vm	0	0
BETSQ	Gain factor for an infinite square transistor at the reference temperature	AV ⁻²	3.709E-4	1.15E-4
ETABET	Exponent of the temperature dependence of the gain factor	-	1.3	0.5
FBET1	Relative mobility decrease due to first lateral profile	-	0	0
LP1	Characteristic length of first lateral profile	m	8E-7	8E-7
FBET2	Relative mobility decrease due to second lateral profile	-	0	0
LP2	Characteristic length of second lateral profile	m	8E-7	8E-7
THESRR	Coefficient of the mobility reduction due to surface roughness scattering for the reference transistor at the reference temperature	V ⁻¹	0.4	0.73
SWTHESR	Coefficient of the width dependence of θ_{SR}	m	0	0

Table 10-8: Level 63 MOS11 Parameters (Sheet 4 of 10)

Name	Description	Units	NMOS	PMOS
THEPHR	Coefficient of the mobility reduction due to phonon scattering for the reference transistor at the reference temperature	V^{-1}	1.29E-2	1E-3
ETAPH	Exponent of the temperature dependence of θ_{SR} for the reference temperature	-	1.75	1.75
SWTHEPH	Coefficient of the width dependence of θ_{SR}	m	0	0
ETAMOBR	Effective field parameter for dependence on depletion/ inversion charge for the reference transistor	-	1.4	3
STETAMOB	Coefficient of the temperature dependence of η_{MOB}	K^{-1}	0	0
SWETAMOB	Coefficient of the width dependence of η_{MOB}	m	0	0
NUR	Exponent of the field dependence of the mobility model minus 1 (i.e. $v-1$) at the reference temperature	-	1	1
NUEXP	Exponent of the temperature dependence of parameter n	-	5.25	3.23

Table 10-8: Level 63 MOS11 Parameters (Sheet 5 of 10)

Name	Description	Units	NMOS	PMOS
THERR	Coefficient of the series resistance for the reference transistor at the reference temperature	V^{-1}	0.155	0.08
ETAR	Exponent of the temperature dependence of θ_R	-	0.95	0.4
SWTHER	Coefficient of the width dependence of θ_R	m	0	0
THER1	Numerator of the gate voltage dependent part of series resistance for the reference transistor	V	0	0
THER2	Denominator of the gate voltage dependent part of series resistance for the reference transistor	V	1	1
THESATR	Velocity saturation parameter due to optical/acoustic phonon scattering for the reference transistor at the reference temperature	V^{-1}	0.5	0.2
SLTHESAT	Coefficient of the length dependence of θ_{SAT}	-	1	1
THESATEXP	Exponent of the length dependence of θ_{SAT}	-	1	1
ETASAT	Exponent of the temperature dependence of θ_{SAT}	-	1.04	0.86

Table 10-8: Level 63 MOS11 Parameters (Sheet 6 of 10)

Name	Description	Units	NMOS	PMOS
SWTHESAT	Coefficient of the width dependence of θ_{SAT}	m	0	0
THETHR	Coefficient of self-heating for the reference transistor at the reference temperature	V ⁻³	1E-3	1E-3
THETHEXP	Exponent of the length dependence of θ_{TH}	-	1	1
SWTHETH	Coefficient of the width dependence of θ_{TH}	m	0	0
SDIBLO	Drain-induced barrier-lowering parameter for the reference transistor	V ^{-1/2}	2E-3	1E-3
SDIBLEXP	Exponent of the length dependence of σ_{DIBL}	-	1.35	1.35
MOR	Parameter for short-channel subthreshold slope for the reference transistor	-	0	0
MOEXP	Exponent of the length dependence of m_0	-	1.34	1.34
SSFR	Static feedback parameter for the reference transistor	V ^{-1/2}	6.25E-3	6.25E-3
SLSSF	Coefficient of the length dependence of σ_{SF}	m	1E-6	1E-6
SWSSF	Coefficient of the width dependence of σ_{SF}	m	0	0

Table 10-8: Level 63 MOS11 Parameters (Sheet 7 of 10)

Name	Description	Units	NMOS	PMOS
ALPR	Factor of the channel length modulation for the reference transistor	-	1E-2	1E-2
SLALP	Coefficient of the length dependence of α	-	1	1
ALPEXP	Exponent of the length dependence of α	-	1	1
SWALP	Coefficient of the width dependence of α	m	0	0
VP	Characteristic voltage of the channel length modulation	V	5E-2	5E-2
LLMIN	Minimum effective channel length in technology, used for calculation of smoothing factor m	m	1.5E-7	1.5E-7
A1R	Factor of the weak-avalanche current for the reference transistor at the reference temperature	-	6	6
STA1	Coefficient of the temperature dependence of a_1	K ⁻¹	0	0
SLA1	Coefficient of the length dependence of a_1	m	0	0
SWA1	Coefficient of the width dependence of a_1	m	0	0

Table 10-8: Level 63 MOS11 Parameters (Sheet 8 of 10)

Name	Description	Units	NMOS	PMOS
A2R	Exponent of the weak-avalanche current for the reference transistor	V	38	38
SLA2	Coefficient of the length dependence of a_2	V _m	0	0
SWA2	Coefficient of the width dependence of a_2	V _m	0	0
A3R	Factor of the drain-source voltage above which weak-avalanche occurs, for the reference transistor	-	1	1
SLA3	Coefficient of the length dependence of a_3	m	0	0
SWA3	Coefficient of the width dependence of a_3	m	0	0
IGINVR	Gain factor for intrinsic gate tunneling current in inversion for the reference transistor	AV^{-2}	0	0
BINV	Probability factor for intrinsic gate tunneling current in inversion	V	48	48
IGACCR	Gain factor for intrinsic gate tunneling current in accumulation for the reference transistor	AV^{-2}	0	0

Table 10-8: Level 63 MOS11 Parameters (Sheet 9 of 10)

Name	Description	Units	NMOS	PMOS
BACC	Probability factor for intrinsic gate tunneling current in accumulation	V	48	48
VFBOV	Flat-band voltage for the Source/Drain overlap extensions	V	0	0
KOV	Body-effect factor for the Source/Drain overlap extensions	$V^{1/2}$	2.5	2.5
IGOVR	Gain factor for Source/Drain overlap tunneling current for the reference transistor	AV^{-2}	0	0
TOX	Thickness of the gate oxide layer	m	3.2E-9	3.2E-9
COL	Gate overlap capacitance per unit channel length	Fm^{-1}	3.2E-10	3.2E-10
GATENOISE	Flag for in/exclusion of induced gate thermal noise	-	0	0
NTR	Coefficient of the thermal noise at the actual temperature	J	1.656E-20	1.656E-20
NFAR	First coefficient of the flicker noise for the reference transistor	$V^{-1}m^{-4}$	1.573E2 2	1.573E2 2
NFBR	Second coefficient of the flicker noise for the reference transistor	$V^{-1}m^{-2}$	4.752E8	4.752E8

Table 10-8: Level 63 MOS11 Parameters (Sheet 10 of 10)

Name	Description	Units	NMOS	PMOS
NFCR	Third coefficient of the flicker noise for the reference transistor	V^{-1}	0	0

Table 10-9: Level 63 JUNCAP Parameters

Name	Description	Units	Default
DTA	Temperature offset of the JUNCAP element with respect to T_A	$^{\circ}C$	0
VR	Voltage at which the parameters have been determined	V	0
JSGBR	Bottom saturation-current density due to electron-hole generation at $V=V_R$	$A m^{-2}$	1E-03
JSDBR	Bottom saturation-current density due to diffusion from back contact	$A m^{-2}$	1E-03
JSGSR	Sidewall saturation-current density due to electron-hole generation at $V=V_R$	$A m^{-1}$	1E-03
JSDSR	Sidewall saturation-current density due to diffusion from back contact	$A m^{-1}$	1E-03
JSGGR	Gate edge saturation-current density due to electron-hole generation at $V=V_R$	$A m^{-1}$	1E-03
JSDGR	Gate edge saturation-current density due to diffusion from back contact	$A m^{-1}$	1E-03
NB	Emission coefficient of the bottom forward current	-	1
NS	Emission coefficient of the sidewall forward current	-	1

Table 10-9: Level 63 JUNCAP Parameters (Continued)

Name	Description	Units	Default
NG	Emission coefficient of the gate edge forward current	-	1
CJBR	Bottom junction capacitance at $V=V_R$	Fm^{-2}	1E-12
CJSR	Sidewall junction capacitance at $V=V_R$	Fm^{-1}	1E-12
CJGR	Gate edge junction capacitance at $V=V_R$	Fm^{-1}	1E-12
VDBR	Diffusion voltage of the bottom junction at $T=T_R$	V	1
VDSR	Diffusion voltage of the sidewall junction at $T=T_R$	V	1
VDGR	Diffusion voltage of the gate-edge junction at $T=T_R$	V	1
PB	Bottom junction grading coefficient	-	0.4
PS	Sidewall junction grading coefficient	-	0.4
PG	Gate edge junction grading coefficient	-	0.4

Note: All symbols refer to “Unclassified Report NL-UR 2001/813”.

Example

```
.model nch nmos level=63
+LER      = 1E-06      WER      = 1E-05      LAP      = -1.864E-08
+TR       = 21        VFBR     = -1.038      SLPHIB   = -1.024E-08
+SL2PHIB  = 1.428E-14  KOR      = 5.763E-01  SLKO     = 2.649E-08
+SL2KO    = -1.737E-14 KPINV   = 2.2E-01   PHIBR    = 0.85
+BETSQ    = 1.201E-04  ETABET  = 1.3      FBET1    = -3.741000E-01
+LP1      = 2.806E-06  LP2     = 1E-10   THESATEXP = 2
+THESRR   = 7.109E-01  THEPHR  = 1E-03   TOX      = 3.2E-09
+ETAPH    = 1.75E+00   ETAMOBR = 2.825    NUR      = 1
+NUEXP    = 3.228     THERR   = 1.267E-01 ETAR     = 0.4
+THER2    = 1         THESATR  = 6.931E-02 SLTHESAT = 1
+ETASAT   = 8.753E-01 SSFR     = 2.304E-03 VP       = 5E-02
+SLSSF    = 1.002E-06  ALPR    = 1.062E-02 SLALP    = 9.957E-01
+ALPEXP   = 1.039     THETHR  = 2.413E-03 THETHEXP = 1
+SDIBLO   = 1.06E-06  SDIBLEXP = 6.756    LLMIN    = 2E-07
+MOR      = 1.05E-03  MOEXP   = 3.146
+A1R      = 9.938E+04  STA1    = 9.3E-02   SLA1     = -2.805E-03
+A2R      = 4.047E+01  SLA2    = 1E-15
+A3R      = 7.54E-01   SLA3    = -8.705E-08
+COL      = 3.2E-10
+NTR      = 1.6237E-20 NFAR     = 1       NFBR     = 0
+NFCR     = 0         GATENOISE = 0
+CJBR     = 1.347E-3  CJSR    = 0.183E-9  CJGR     = 0.374E-9
+JSDBR    = 0.027E-6  JSDSR   = 0.040E-12 JSDGR    = 0.100E-12
+VR       = 0.000
+JSGBR    = 1.900E-6  JSGSR   = 78.000E-12 JSGGR    = 54.000E-12
+VB       = 20.000
+VDBR     = 0.828     VDSR    = 0.593     VDGR     = 0.500
+PB       = 0.394     PS      = 0.171     PG       = 0.193
+NB       = 1.000     NS      = 1.000     NG       = 1.000
```



Appendix A

Ideal and Lumped Transmission Lines

A transmission line delivers an output signal at a distance from the point of signal input. Any two conductors can make up a transmission line. The signal that is transmitted from one end of the pair to the other end is the voltage between the conductors. Power transmission lines, telephone lines, and waveguides are examples of transmission lines. Traces on printed circuit boards and multichip modules (MCMs) in integrated circuits are other electrical elements that are examples of transmission lines.

With current technologies that use high-speed active devices on both ends of most circuit traces, all of the following transmission line effects must be considered during circuit analysis:

- Time delay
- Phase shift
- Power, voltage, and current loss
- Distortion
- Reduction of frequency bandwidth
- Coupled line crosstalk

Avant! provides accurate modeling for all kinds of circuit connections, including both lossless (ideal) and lossy transmission line elements.

This chapter describes:

- [Selecting Wire Models](#)
- [Performing Interconnect Simulation](#)
- [Transmission Line Theory](#)
- [References](#)

Selecting Wire Models

A transmission line or interconnect is one of the following:

- Wire
- Trace
- Conductor
- Line

Many applications model electrical properties of interconnections between nodes by their equivalent circuits, and integrate them into the system simulation to accurately predict system performance.

An electrical model that simulates the behavior of interconnect must consider all of the following:

- Physical nature or electrical properties of the interconnect
- Bandwidth or risetime and source impedance of signals of interest
- Interconnect's actual time delay
- Complexity and accuracy of the model, and the corresponding effects on the amount of CPU time required for simulations

You can choose from the following circuit models for interconnects:

- No model at all. Use a common node to connect two elements.
- Lumped models with R, L, and C Elements, as described in Chapter 13, "Statistical Analysis and Optimization", in the *Star-Hspice Manual*. These include a series resistor (R), a shunt capacitor (C), a series inductor and resistor (RL), and a series resistor and a shunt capacitor (RC).
- Transmission line models such as an ideal transmission line (T Element) or a lossy transmission line (U Element)

Choosing the simplest model that adequately simulates the required performance minimizes sources of confusion and error during analysis.

Generally, to simulate both low and high frequency electrical properties of interconnects, select the U Element transmission line model. For compatibility with conventional versions of SPICE, use one a discrete lumped model or the T Element.

Following are the factors that determine the best choice of a transmission line:

Source properties

t_{rise} = source risetime

R_{source} = source output impedance

Interconnect properties

Z_0 = characteristic impedance

TD = time delay of the interconnection

or


R = equivalent series resistance

C = equivalent shunt capacitor


L = equivalent series inductance

Figure A-1 shows you how to select a model based on source and interconnect properties.

Figure A-1: Wire Model Selection Chart



Use the U model with either the ideal T Element or the lossy U Element. You can also use the T Element alone, without the U model. Avant! offers both, a flexible definition of the conventional SPICE T Element and an accurate U Element lossy simulation.

Figure A-2: U Model, T Element and U Element Relationship

The T and U Elements do not support the $\langle M=val \rangle$ multiplier function. If a U or T Element is used in a subcircuit and an instance of the subcircuit has a multiplier applied, the results are inaccurate.

A warning message similar to the following is issued in both the status file (.st0) and the output file (.lis) if the smallest transmission line delay is less than $TSTOP/10e6$:

```

**warning**: the smallest T-line delay (TD) = 0.245E-14 is
             too small
Please check TD, L and SCALE specification
  
```

This feature is an aid to finding errors that cause excessively long simulations.

Using Ground and Reference Planes

All transmission lines have a ground reference for the signal conductors. In this manual, the ground reference is called the reference plane so that it is not confused with SPICE ground. The reference plane is the shield or the ground plane of the transmission line element. The reference plane nodes may or may not be connected to SPICE ground.


Selecting Ideal or Lossy Transmission Line Element

The ideal and lossy transmission line models each have particular advantages, and they may be used in a complementary manner. Both model types are fully functional in AC analysis and transient analysis. Some of the comparative advantages and uses of each type of model are listed in [Table A-1](#).

Table A-1: Ideal versus Lossy Transmission Line

Ideal Transmission Line	Lossy Transmission Line
lossless	includes loss effects
used with voltage sources	used with buffer drivers
no limit on input risetime	prefiltering necessary for fast rise
less CPU time for long delays	less CPU time for short delays
differential mode only	supports common mode simulation
no ground bounce	includes reference plane reactance
single conductor	up to five signal conductors allowed
AC and transient analysis	AC and transient analysis

The ideal line is modeled as a voltage source and a resistor. The lossy line is modeled as a multiple lumped filter section, as shown in [Figure A-3](#).

Figure A-3: Ideal versus Lossy Transmission Line Model

Because the ideal element represents the complex impedance as a resistor, the transmission line impedance is constant, even at DC values. On the other hand, you must prefilter the lossy element if ideal piecewise linear voltage sources are used to drive the line.

Selecting U Models


The U model allows three different description formats: geometric/physical, precomputed, and electrical. It provides equally natural description of vendor parts, physically described shapes, and parametric input from field solvers. The description format is specified by the required model parameter ELEV, as follows:

- ELEV=1 – geometric/physical description such as width, height, and resistivity of conductors. It is used by board designers dealing with physical design rules.
- ELEV=2 – precomputed parameters. These are available with some commercial packaging, or as a result of running a field solver on a physical description of commercial packaging.
- ELEV=3 – electrical parameters such as delay and impedance, available with purchased cables. It allows one conductor and ground plane for PLEV = 1.

The U model explicitly supports transmission lines with several types of geometric structures. The geometric structure type is indicated by the PLEV model parameter, as follows:

- PLEV=1 – Selects planar structures, such as microstrip and stripline, (the usual conductor shapes on integrated circuits and printed-circuit boards).
- PLEV=2 – Selects coax, which frequently is used to connect separated instruments.
- PLEV=3 – Selects twinlead, which is used to connect instruments and to suppress common mode noise coupling.

Figure A-4: U Model Geometric Structures



Using Transmission Lines - Example

The following file fragment is an example of how both T Elements and U Elements can be referred to a single U model as indicated in Figure A-2. The file specifies a 200 millimeter printed circuit wire implemented as both a U Element and a T Element. The two implementations share a U model that is a geometric description (ELEV=1) of a planar structure (PLEV=1).

```
T1 in gnd t_out gnd microl L=200m
U1 in gnd u_out gnd microl L=200m
.model microl U LEVEL=3 PLEV=1 ELEV=1 wd=2m ht=2m th=0.25m
KD=5
```

The next section provides details of element and model syntax.

where:

T1, U1 are element names

micro1 is the model name

in, gnd, t_out, and are nodes
u_out

L is the length of the signal conductor

wd, ht, th are dimensions of the signal conductor and dielectric, and

KD is the relative dielectric constant


Performing Interconnect Simulation

This section provides details of the requirements for T line or U line simulation.

Using the Ideal Transmission Line

The ideal transmission line element contains the element name, connecting nodes, characteristic impedance (Z_0), and wire delay (TD), unless Z_0 and TD are obtained from a U model. In that case, it contains a reference to the U model.

Figure A-5: Ideal Element Circuit



The input and output of an ideal transmission line have these relationships:

$$V_{in}|_t = V(out - refout)|_{t-TD} + (i_{out} \times Z_0)|_{t-TD}$$

$$V_{out}|_t = V(in - refin)|_{t-TD} + (i_{in} \times Z_0)|_{t-TD}$$

The signal delays for ideal transmission lines are given by:

$$TDeff = TD \cdot L$$

If TD is given, or

$$TDeff = NL/F$$


if NL and F are given, or

$$TDeff = TD$$

if a U model is used.

The ideal transmission line only delays the difference between the signal and the reference. Some applications, such as a differential output driving twisted pair cable, require both differential and common mode propagation. Use a U Element, if you need the full signal and reference. You can use approximately two T Elements (as shown in [Figure A-6](#)). In this figure, the two lines are completely uncoupled, so that only the delay and impedance values are correctly modeled.

Figure A-6: Use of Two T Elements for Full Signal and Reference



You cannot implement coupled lines with the T Element, so use U Elements for applications requiring two or three coupled conductors.

Avant! in-circuit simulation uses a transient timestep that does not exceed half the minimum line delay. Very short transmission lines (relative to the analysis time step) cause long simulation times. You can replace very short lines with a single R, L, or C Element (see [Figure A-1 on page A-4](#)).

Lossy U Element Statement

The U Element models single and coupled lossy transmission lines for various planar, coaxial, and twinlead structures. When a U Element is included in your netlist, simulation creates an internal network of R, L, C, and G Elements to represent up to five lines and their coupling capacitances and inductances. For more information, see [Chapter 2, “Using Passive Device Models”](#).

You can specify interconnect properties in three ways:

- Specify the R, L, C, and G (conductance) parameters in a matrix form (ELEV = 2).
- Provide common electrical parameters, such as characteristic impedance and attenuation factors (ELEV = 3).
- Specify the geometry and the material properties of the interconnect (ELEV = 1).

This section initially describes how to use the third method.

The U model is optimized for typical geometries used in ICs, MCMs, and PCBs. The model's closed form expressions are optimized via measurements and comparisons with several different electromagnetic field solvers.

The U Element geometric model handles one to five uniformly spaced transmission lines, all at the same height. Also, the transmission lines can be on top of a dielectric (microstrip), buried in a sea of dielectric (buried), have reference planes above and below them (stripline), or have a single reference plane and dielectric above and below the line (overlay). Thickness, conductor resistivity, and dielectric conductivity allow for calculating loss as well.


The U Element statement contains the element name, the connecting nodes, the U model reference name, the length of the transmission line, and, optionally, the number of lumps in the element. You can create two kinds of lossy lines: lines with a reference plane inductance (LRR, controlled by the model parameter LLEV) and lines without a reference plane inductance. Wires on integrated circuits and printed circuit boards require reference plane inductance.

The reference ground inductance and the reference plane capacitance to SPICE ground are set by the HGP, CMULT, and optionally, the CEXT parameters.

Lossy U Model Statement

The schematic for a single lump of the U model, with LLEV=0, is shown in [Figure A-7](#). If LLEV is 1, the schematic includes inductance in the reference path as well as capacitance to HSPICE ground. See [Reference Planes and HSPICE Ground on page A-19](#) for more information about LLEV=1 and reference planes.

Figure A-7: Lossy Line with Reference Plane



The following describes the netlist syntax for the U model. [Table A-2](#) and [Table A-3](#) list the model parameters.

U Model Syntax


The syntax is:

```
.MODEL mname U LEVEL=3 ELEV=val PLEV=val <DLEV=val>
+ <LLEV=val> + <Pname=val> ...
```

<i>LEVEL=3</i>	Selects the lossy transmission line model
<i>ELEV=val</i>	Selects the electrical specification format including the geometric model val=1
<i>PLEV=val</i>	Selects the transmission line type
<i>DLEV=val</i>	Selects the dielectric and ground reference configuration
<i>LLEV=val</i>	Selects the use of reference plane inductance and capacitance to HSPICE ground.
<i>Pname=val</i>	Specifies a physical parameter, such as NL or WD (see Table A-2) or a loss parameter, such as RHO or NLAY (see Table A-3).

Figure A-8 shows the three dielectric configurations for the geometric U model. You use the DLEV switch to specify one of these configurations. The geometric U model uses ELEV=1.

Figure A-8: Dielectric and Reference Plane Configurations



In Figure A-8 a) sea, DLEV=0, b) microstrip, DLEV=1, c) stripline, DLEV=2 and d) overlay, DLEV=3

Planar Geometric Models Lossy U Model Parameters

Common Planar Model Parameters

The parameters for U models are shown in Table A-2.

Table A-2: U Element Physical Parameters (Sheet 1 of 3)

Parameter	Units	Default	Description
LEVEL		required	(=3) required for lossy transmission lines model
ELEV		required	Electrical model (=1 for geometry)
DLEV			Dielectric model (=0 for sea, =1 for microstrip, =2 stripline, =3 overlay; default is 1)

Table A-2: U Element Physical Parameters (Sheet 2 of 3)

Parameter	Units	Default	Description
PLEV		required	Transmission line physical model (=1 for planar)
LLEV			Omit or include the reference plane inductance (=0 to omit, =1 to include; default is 0)
NL			Number of conductors (from 1 to 5)
WD	m		Width of each conductor
HT	m		Height of all conductors
TH	m		Thickness of all conductors
THB	m		Reference plane thickness
TS	m		Distance between reference planes for stripline (default for DLEV=2 is 2 HT + TH. TS is not used when DLEV=0 or 1)
SP	m		Spacing between conductors (required if NL > 1)
KD			Dielectric constant
XW	m		Perturbation of conductor width added (default is 0)
CEXT	F/m		External capacitance between reference plane and ground. Only used when LLEV=1, this overrides the computed characteristic.
CMULT		1	Dielectric constant of material between reference plane and ground (default is 1 – only used when LLEV=1)


Table A-2: U Element Physical Parameters (Sheet 3 of 3)

Parameter	Units	Default	Description
HGP	m		Height of the reference plane above HSPICE ground. Used for computing reference plane inductance and capacitance to ground (default is $1.5 \cdot HT$ – HGP is only used when LLEV=1).
CORKD			Perturbation multiplier for dielectric (default is 1)
WLUMP		20	Number of lumps per wavelength for error control
MAXL		20	Maximum number of lumps per element

There are two parametric adjustments in the U model: XW, and CORKD. XW adds to the width of each conductor, but does not change the conductor pitch (spacing plus width). XW is useful for examining the effects of conductor etching. CORKD is a multiplier for the dielectric value. Some board materials vary more than others, and CORKD provides an easy way to test tolerance to dielectric variations.

Physical Parameters

The dimensions for one and two-conductor planar transmission lines are shown in [Figure A-9](#).

Figure A-9: U Element Conductor Dimensions

Loss Parameters

Loss parameters for the U model are shown in [Table A-3](#).

Table A-3: U Element Loss Parameters

Parameter	Units	Description
RHO	ohm·m	Conductor resistivity (default is rho of copper, 17E-9 ohm·m)
RHOB	ohm·m	Reference plane resistivity (default value is for copper)
NLAY		Number of layers for conductor resistance computation (=1 for DC resistance or core resistance, =2 for core and skin resistance at skin effect frequency)
SIG	mho/m	Dielectric conductivity

Losses have a large impact on circuit performance, especially as clock frequencies increase. RHO, RHOB, SIG, and NLAY are parameters associated with losses. Time domain simulators, such as SPICE, cannot directly handle losses that vary with frequency. Both the resistive skin effect loss and the effects of dielectric loss create loss variations with frequency. NLAY is a switch that turns on skin effect calculations in circuit simulation and analysis. The skin effect resistance is proportional to the conductor and backplane resistivities, RHO and RHOB.

The dielectric conductivity is included through SIG. The U model computes the skin effect resistance at a single frequency and uses that resistance as a constant. The dielectric SIG computes a fixed conductance matrix, which is also constant for all frequencies. To closely approximate the losses, compute these resistances and conductances at the frequency of maximum power dissipation. In AC analysis, resistance increases as the square root of frequency above the skin-effect frequency, and resistance is constant below the skin effect frequency.

Geometric Parameter Recommended Ranges

The U Element analytic equations compute quickly, but have a limited range of validity. The U Element equations were optimized for typical IC, MCM, and PCB applications. [Table A-4](#) lists the recommended minimum and maximum values for U Element parameter variables.

Table A-4: Recommended Ranges


Parameter	Min	Max
NL	1	5
KD	1	24
WD/HT	0.08	5
TH/HT	0	1
TH/WD	0	1
SP/HT	0.15	7.5
SP/WD	1	5

The U Element equations lose their accuracy when you use values outside the recommended ranges. Because the single-line formula is optimized for single lines, you will notice a difference between the parameters of single lines and two coupled lines at a very wide separation. The absolute error for a single line parameter is less than 5% when used within the recommended range. The main line error for coupled lines is less than 15%. Coupling errors can be as high as 30% in cases of very small coupling. Since the largest errors occur at small coupling values, actual waveform errors are kept small.

Reference Planes and HSPICE Ground

Figure A-10 shows a single lump of a U model, for a single line with reference plane inductance. When LLEV=1, the reference plane inductance is computed, and capacitance from the reference plane to HSPICE ground is included in the model. The reference plane is the ground plane of the conductors in the U model.

Figure A-10: Schematic of a U Element Lump when LLEV=1



The model reference plane is not necessarily the same as HSPICE ground. For example, a printed circuit board with transmission lines can have a separate reference plane above a chassis. Simulation with the U model uses either HGP, the distance between the reference plane and HSPICE ground, or C_{ext} to compute the parameters for the ground-to-reference transmission line.

When HGP is used, the capacitance per meter of the ground-to-reference line is computed based on a planar line of width $(NL+2)(WD+SP)$ and the height of HGP above the SPICE ground. CMULT is used as the dielectric constant of the ground-to-reference transmission line. If C_{ext} is given, then C_{ext} is used as the capacitance per meter for the ground-to-reference line. The inductance of the ground-to-reference line is computed from the capacitance per meter and an assumed propagation at the speed of light.

Estimating the Skin Effect Frequency

Most of the power in a transmission line is dissipated at the clock frequency. As a first choice, simulation estimates the maximum dissipation frequency, or skin effect frequency, from the risetime parameter. The risetime parameter is set with the .OPTION statement (for example, .OPTION RISETIME=0.1ns).

Some designers use $0.35/trise$ to estimate the skin effect frequency. This estimate is good for the bandwidth occupied by a transient, but not for the clock frequency, at which most of the energy is transferred. In fact, a frequency of $0.35/trise$ is far too high and results in excessive loss for almost all applications. Simulation computes the skin effect frequency from $1/(15*trise)$. If you use precomputed model parameters (ELEV = 2), compute the resistance matrix at the skin effect frequency.

When the risetime parameter is not given, simulation uses other parameters to compute the skin effect frequency. The circuit simulator examines the .TRAN statement for *tstep* and *delmax* and examines the source statement for *trise*. If you set any one of the parameters *tstep*, *delmax*, and *trise*, simulation uses the maximum of these parameters as the effective risetime.

In AC analysis, the skin effect is evaluated at the frequency of each small-signal analysis. Below the computed skin effect frequency (ELEV=1) or FR1(ELEV=3), the AC resistance is constant. Above the skin effect frequency, the resistance increases as the square root of frequency.

Number of Lumped-Parameter Sections

The number of sections (lumps) in a transmission line model also affects the transmission line response. Simulation computes the default number of lumps from the line delay and the signal risetime. There should be enough lumps in the transmission line model to ensure that each lump represents a length of line that is a small fraction of a wavelength at the highest frequency used. It is easy to compute the number of lumps from the line delay and the signal risetime, using an estimate of $0.35/trise$ as the highest frequency.

For the default number of lumps, simulation uses the smaller of 20 or $1+(20*TDeff/trise)$, where TDeff is the line delay. In most transient analysis cases, using more than 20 lumps gives a negligible bandwidth improvement at the cost of increased simulation time. In AC simulations over many decades of frequency with lines over one meter long, more than 20 lumps may be needed for accurate simulation.

Ring

Sometimes a transmission line simulation shows ringing in the waveforms, as in [Figure A-27 on page A-43](#). If the ringing is not verifiable by measurement, it might be due to an incorrect number of lumps in the transmission line models or due to the simulator integration method. Increasing the number of lumps in the model or changing the integration method to Gear reduces the amount of ringing due to simulation errors. The default integration method is TRAP (trapezoidal), but you can change it to Gear with the statement `.OPTION METHOD=GEAR`.

See [‘Oscillations Due to Simulation Errors’ on page A-60](#) for more information about the number of lumps and ringing.

The next section covers parameters for geometric lines. Coaxial and twinlead transmission lines are discussed in addition to the previously described planar type.

Geometric Parameters (ELEV=1)

Geometric parameters provide a description of a transmission line in terms of the geometry of its construction and the physical constants of each layer, or other geometric shape involved.

PLEV=1, ELEV=1 Geometric Planar Conductors

Planar conductors are used to model printed circuit boards, packages, and integrated circuits. The geometric planar transmission line is restricted to:

- One conductor height (HT or HT1)
- One conductor width (WD or WD1)
- One conductor thickness (TH or TH1)
- One conductor spacing (SP or SP12)
- One dielectric conductivity (SIG or SIG1)
- One or two relative dielectric constants (KD or KD1, and KD2 only if DLEV=3)

Common planar conductors include:

- DLEV=0 – microstrip sea of dielectric. This planar conductor has a single reference plane and a common dielectric surrounding conductor ([Figure A-11 on page A-22](#)).

- DLEV=1 – microstrip dual dielectric. This planar conductor has a single reference plane and two dielectric layers (Figure A-12 on page A-22).
- DLEV=2 – stripline. This planar conductor has an upper and lower reference plane (Figure A-13 on page A-23). Both symmetric and asymmetric spacing are available.
- DLEV=3 – overlay dielectric. This planar conductor has a single reference plane and an overlay of dielectric material covering the conductor (Figure A-14 on page A-23).

Figure A-11: Planar Transmission Line, DLEV=0, Sea of Dielectric




Figure A-12: Planar Transmission Line, DLEV=1, Microstrip




Figure A-13: Planar Transmission Line, DLEV=2, Stripline





Figure A-14: Planar Transmission Line, DLEV=3, Overlay Dielectric



ELEV=1 Parameters


Name (Alias)	Units	Default	Description
DLEV	—	1.0	0: microstrip sea of dielectric 1: microstrip layered dielectric 2: stripline
NL	—	1	Number of conductors
NLAY	—	1.0	Layer algorithm: 1: DC cross section only 2: skindepth cross section on surface plus DC core
HT(HT1)	m	req	Conductor height
WD(WD1)	m	req	Conductor width
TH(TH1)	m	req	Conductor thickness
THK1	m	HT	Dielectric thickness for DLEV=3
THK2	m	0.0	Overlay dielectric thickness for DLEV=3 $0 \leq \text{THK2} < 3 \cdot \text{HT}$ (see Note)
THB	m	calc	Reference conductor thickness
SP(SP12)	m	req	Spacing: line 1 to line 2 required for $\text{nl} > 1$
XW	m	0.0	Difference between drawn and realized width
TS	m	calc	Height from bottom reference plane to top reference plane $\text{TS} = \text{TH} + 2 \cdot \text{HT}$ (DLEV=2, stripline only)
HGP	m	HT	Height of reference plane above SPICE ground – LLEV=1

Name (Alias)	Units	Default	Description
CMULT	—	1.0	Multiplier (used in defining CPR) for dielectric constant of material between shield and SPICE ground when LLEV=1 and CEXT is not present
CEXT	F/m	und	External capacitance from reference plane to <i>circuit ground point</i> – used only to override HGP and CMULT computation
RHO	ohm·m	17E-9	Resistivity of conductor material – defaults to value for copper
RHOB	ohm·m	rho	Resistivity of reference plane material
SIG1(SIG)	mho/m	0.0	Conductivity of dielectric
KD1(KD)	—	4.0	Relative dielectric constant of dielectric
KD2		KD	Relative dielectric constant of overlay dielectric for DLEV=3 $1 < KD1 < 4 \cdot KD$
CORKD	—	1.0	Correction multiplier for KD

Note: If THK2 is greater than three times HT, simulation accuracy decreases. A warning message is issued to indicate this. A *reference plane* is a ground plane, but it is not necessarily at SPICE ground potential.

Lossy U Model Parameters for Geometric Coax (PLEV=2, ELEV=1)

Figure A-15: Geometric Coaxial Cable



Geometric Coax Parameters

Name (Alias)	Units	Default	Description
RA	m	req	Outer radius of inner conductor
RB	m	req	Inner radius of outer conductor (shield)
RD	m	ra+rb	Outer radius of outer conductor (shield)
HGP	m	RD	Distance from shield to SPICE ground
RHO	ohm·m	17E-9	Resistivity of conductor material – defaults to value for copper
RHOB	ohm·m	rho	Resistivity of shield material
SIG	mho/m	0.0	Conductivity of dielectric
KD	—	4.0	Relative dielectric constant of dielectric

Name (Alias)	Units	Default	Description
CMULT	—	1.0	Multiplier (used in defining CPR) for dielectric constant of material between shield and SPICE ground when LLEV=1 and CEXT is not present
CEXT	F/m	und.	External capacitance from shield to SPICE ground – used only to override HGP and CMULT computation
SHTHK	m	2.54E-4	Coaxial shield conductor thickness

Lossy U Model Parameters Geometric Twinlead (PLEV=3, ELEV=1)

Figure A-16: Geometric Embedded Twinlead, DLEV=0, Sea of Dielectric




Figure A-17: Geometric Twinlead, DLEV=1, with Insulating Spacer





Figure A-18: Geometric Twinlead, DLEV=2, Shielded



Geometric Twinlead Parameters (ELEV=1)

Name (Alias)	Units	Default	Description
DLEV	—	0.0	0: embedded twinlead 1: spacer twinlead 2: shielded twinlead
RA1	m	req.	Outer radius of each conductor
D12	m	req.	Distance between the conductor centers
RHO	ohm·m	17E-9	Resistivity of first conductor material – defaults to value for copper
KD		4.0	Relative dielectric constant of dielectric
SIG	mho/m	0.0	Conductivity of dielectric
HGP	m	d12	Distance to reference plane
CMULT	—	1.0	Multiplier {used in defining CPR} for dielectric constant of material between reference plane and SPICE ground when LLEV=1 and CEXT is not present.
CEXT	F/m	undef.	External capacitance from reference plane to SPICE ground point (overrides LRR when present)
TS1	m	req.	Insulation thickness on first conductor
TS2	m	TS1	Insulation thickness on second conductor
TS3	m	TS1	Insulation thickness of spacer between conductor

Name (Alias)	Units	Default	Description
The following parameters apply to shielded twinlead:			
RHOB	ohm·m	rho	Resistivity of shield material (if present)
OD1	m	req.	Maximum outer dimension of shield
SHTHK	m	2.54E-4	Twinlead shield conductor thickness

Precomputed Model Parameters (ELEV=2)

Precomputed parameters allow the specification of up to five signal conductors and a reference conductor. These parameters may be extracted from a field solver, laboratory experiments, or packaging specifications supplied by vendors. The parameters supplied include:

- Capacitance/length. Each conductor has a capacitance to all other conductors.
- Conductance/length. Each conductor has a conductance to all other conductors due to dielectric leakage.
- Inductance/length. Each conductor has a self inductance and mutual inductances to all other conductors in the transmission line.
- Resistance/length. Each conductor has two resistances, high frequency resistance due to skin effect and bent wires and DC core resistance.

Figure A-19 identifies the precomputed components for a three-conductor line with a reference plane. The names for the resistance, capacitance, and conductance components for up to five lines are shown in Figure A-20.

Figure A-19: Precomputed Components for 3 Conductors and a Reference Plane




Figure A-20: ELEV=2 Model Keywords for Conductor PLEV=1

	Ref. plane	line 1	line 2	line 3	line 4	line 5	
HSPICE ground	CPR GPR	CP1 GP1	CP2 GP2	CP3 GP3	CP4 GP4	CP5 GP5	
Ref. plane	RRR LRR	CR1 GR1 LR1	CR2 GR2 LR2	CR3 GR3 LR3	CR4 GR4 LR4	CR5 GR5 LR5	
line 1		R11 L11	C12 G12 L12	C13 G13 L13	C14 G14 L14	C15 G15 L15	<div style="border: 1px solid black; width: 50px; height: 20px; margin: 0 auto;"></div> LLEV=1 parameter only
line 2			R22 L22	C23 G23 L23	C24 G24 L24	C25 G25 L25	
line 3				R33 L33	C34 G34 L34	C35 G35 L35	
line 4					R44 L44	C45 G45 L45	
line 5						R55 L55	

All precomputed parameters default to zero except CEXT, which is not used unless it is defined. The units are standard MKS in every case, namely:

capacitance	F/m
inductance	H/m
conductance	mho/m
resistance	ohm/m

Three additional parameters, LLEV (which defaults to 0), CEXT, and GPR are described below.

- LLEV=0. The reference plane conductor is resistive only (the default).
- LLEV=1. Reference plane inductance is included, as well as common mode inductance and capacitance to SPICE ground for all conductors.
- CEXT. External capacitance from the reference plane to SPICE ground. When CEXT is specified, it overrides CPR.
- GPR. Conductance to circuit ground; is zero except for immersion in a conductive medium.

Conductor Width Relative to Reference Plane Width

For the precomputed lossy U model (ELEV=2), the conductor width must be smaller than the reference plane width, which makes the conductor inductance smaller than the reference plane inductance. If the reference plane inductance is greater than the conductor inductance, simulation reports an error.

Alternative Multi-conductor Capacitance/Conductance Definitions


Three different definitions of capacitances and conductances between multiple conductors are currently used. In this manual, relationships are written explicitly only for various capacitance formulations, but they apply equally well to corresponding conductance quantities, which are electrically in parallel with the capacitances. The symbols used in this section, and where one is likely to encounter these usages, are:

- CXY: branch capacitances, input, and circuit models.
- Cjk: Maxwell matrices for capacitance, multiple capacitor stamp for MNA (modified nodal admittance) matrix, which is a SPICE (and Star-Hspice/Star-Sim) internal. Also the output of some field solvers.

- CX: capacitance with all conductors except X grounded. The output of some test equipment.
- GXY, Gjk, GX: conductances corresponding to above capacitances

The following example uses a multiple conductor capacitance model, a typical U model transmission line. The U Element supports up to five signal conductors plus a reference plane, but the three conductor case, [Figure A-21](#), demonstrates the three definitions of capacitance. The branch capacitances are specified in Hspice notation.

Figure A-21: Single-Lump Circuit Capacitance



The branch and Maxwell matrices are completely derivable from each other. The “O.C.G.” (“other conductors grounded”) matrix is derivable from either the Maxwell matrix or the branch matrix. Thus:

$$CX = \sum_{X \neq Y} CXY$$

$$\begin{aligned} C_{jk} &= CX \text{ on diagonal} \\ &= -CXY \text{ off diagonal} \end{aligned}$$

The matrices for the example given above provide the following “O.C.G.” capacitances:

$$\begin{aligned} C1 &= CR1 + C12 + C13 \\ C2 &= CR2 + C12 + C23 \\ C3 &= CR3 + C13 + C23 \\ CR &= CR1 + CR2 + CR3 + CPR \end{aligned}$$

Also, the Maxwell matrix is given as:

$$C_{jk} = \begin{bmatrix} CR & -CR1 & -CR2 & -CR3 \\ -CR1 & C1 & -C12 & -C13 \\ -CR2 & -C12 & C2 & -C23 \\ -CR3 & -C13 & -C23 & C3 \end{bmatrix}$$

The branch capacitances also may be obtained from the Maxwell matrices. The off-diagonal terms are the negative of the corresponding Maxwell matrix component. The branch matrix terms for capacitance to circuit ground are the sum of all the terms in the full column of the maxwell matrix, with signs intact:

$$CPR = \text{sum}(C_{jk}), j=R, k=R:3$$

$$CP1 = \text{sum}(C1k), j=1, k=R:3$$

$$CP2 = \text{sum}(C2k), j=2, k=R:3$$

$$CP3 = \text{sum}(C3k), j=3, k=R:3$$

CP1, ... CP5 are not computed internally with the geometric (ELEV=1) option, although CPR is. This, and the internally computed inductances, are consistent with an implicit assumption that the signal conductors are completely shielded by the reference plane conductor. This is true, to a high degree of accuracy, for stripline, coaxial cable, and shielded twinlead, and to a fair degree for MICROSTRIP. If accurate values of CP1 and so forth are available from a field solver, they can be used with ELEV=2 type input.

If the currents from each of the other conductors can be measured separately, then all of the terms in the Maxwell matrix may be obtained by laboratory experiment. By setting all voltages except that on the first signal conductor equal to 0, for instance, you can obtain all of the Maxwell matrix terms in column 1.

$$\begin{bmatrix} IR \\ I1 \\ I2 \\ I3 \end{bmatrix} = \begin{bmatrix} CR & -CR1 & -CR2 & -CR3 \\ -CR1 & C1 & -C12 & -C13 \\ -CR2 & -C12 & C2 & -C23 \\ -CR3 & -C13 & -C23 & C3 \end{bmatrix} \cdot jw \cdot \begin{bmatrix} 0.0 \\ 1.0 \\ 0.0 \\ 0.0 \end{bmatrix} = jw \cdot \begin{bmatrix} -CR1 \\ C1 \\ -C12 \\ -C13 \end{bmatrix}$$

The advantage of using branch capacitances for input derives from the fact that only one side of the off-diagonal matrix terms are input. This makes the input less tedious and provides fewer opportunities for error.

Measured Parameters (ELEV=3)

When measured parameters are specified in the input, the program calculates the resistance, capacitance, and inductance parameters using TEM transmission line theory with the LLEV=0 option. If redundant measured parameters are given, the program recognizes the situation, and discards those which are usually presumed to be less accurate. For twinlead models, PLEV=3, the common mode capacitance is one thousandth of that for differential-mode, which allows a reference plane to be used.

The ELEV=3 model is limited to one conductor and reference plane for PLEV=1.

Basic ELEV=3 Parameters

Name (Alias)	Units	Default	Description
PLEV			1: planar 2: coax 3: twinlead
ZK	ohm	calc	Characteristic impedance
VREL	—	calc	Relative velocity of propagation (delen / (delay · clight))
DELAY	sec	calc	Delay for length delen
CAPL		1.0	Linear capacitance in length clen
AT1		1.0	Attenuation factor in length atlen. Use dB scale factor when specifying attenuation in dB.
DELEN	m	1.0	Unit of length for delay (for example, ft.)
CLEN	m	1.0	Unit of length for capacitance
ATLEN	m	1.0	Unit of length for attenuation
FR1	Hz	req.	Frequency at which AT1 is valid. Resistance is constant below FR1, and increases as $\sqrt{\text{frequency}}$ above FR1.

Parameter Combinations

You can use several combinations of measured parameters to compute the L and C values used internally. The full parameter set is redundant. If you input a redundant parameter set, the program discards those that are presumed to be less accurate. [Table A-5 on page A-37](#) shows how each of seven possible parameter combinations are reduced, if need be, to a unique set and then used to compute C and L.

Three different delays are used in discussing transmission lines:

DELAY	U model input parameter that is the delay required to propagate a distance “dlen”
TD	T Element input parameter signifying the delay required to propagate one meter
TD _{eff}	internal variable, which is the delay required to propagate the length of the transmission line T Element or U Element.

Table A-5: Lossless Parameter Combinations

Input Parameters	Basis of Computation
<i>ZK, DELAY, DELEN, CAPL, CLEN</i>	redundant. Discard CAPL and CLEN.
<i>ZK, VREL, CAPL, CLEN</i>	redundant. Discard CAPL and CLEN.
<i>ZK, DELAY, DELEN</i>	$VREL = DELEN / (DELAY \cdot CLIGHT)$
<i>ZK and VREL</i>	$C = 1 / (ZK \cdot VREL \cdot CLIGHT)$ $L = ZK / (VREL \cdot CLIGHT)$
<i>ZK, CAPL, CLEN</i>	$C = CAPL / CLEN$ $L = C \cdot ZK^2$
<i>CAPL, CLEN, DELAY, DELEN</i>	$VREL = DELEN / (DELAY \cdot CLIGHT)$
<i>CAPL, CLEN, VREL</i>	$LC = CAPL / CLEN$ $LL = 1 / (C \cdot VREL^2 \cdot CLIGHT^2)$

Loss Factor Input

The attenuation per unit length may be specified either as an attenuation factor or as a decibel attenuation. In order to allow for the fact that the data may be available either as input/output or output/input, decibels greater than 0, or factors greater than 1 are assumed to be input/output. The following example shows the four ways that one may specify that an input of 1.0 is attenuated to an output of 0.758.

Table A-6: Input Attenuation Variations

AT1 Input	Computation of attenuation factor and linear resistance
AT1 = – 2.4dB	$v(\text{out})/v(\text{in}) = 0.758 = 10^{(+AT1/20)}$ (for dB < 0)
AT1 = +2.4dB	$v(\text{out})/v(\text{in}) = 0.758 = 10^{(-AT1/20)}$ (for dB > 0)
AT1 = 1.318	$v(\text{out})/v(\text{in}) = 0.758 = 1/AT1$ (for AT1 < 1)
AT1 = 0.758	$v(\text{out})/v(\text{in}) = 0.758 = AT1$ (for AT1 > 1)

The attenuation factor is used to compute the exponential loss parameter and linear resistance.

$$\alpha = \frac{\ln((v(\text{in}))/v(\text{out})))}{AT_{\text{lin}}}$$

$$LR = 2 \cdot \alpha \cdot \sqrt{(LL)/(LC)}$$

U Element Examples

The following examples show the results of simulating a stripline geometry using the U model in a PCB scale application and in an IC scale application.

Three Coupled Lines, Stripline Configuration

Figure A-22 shows three coupled lines in a stripline configuration on an FR4 printed circuit board. A simple circuit using three coupled striplines is shown in Figure A-23.

Figure A-22: Three Coupled Striplines (PCB Scale)





Figure A-23: Schematic Using the Three Coupled Striplines U Model



The input file for the simulation is shown below.

```
* Stripline circuit
.Tran 50ps 7.5ns
.Options Post NoMod Accurate Probe Method=Gear
VIN 12 0 PWL 0 0v 250ps 0v 350ps 2v
L1 14 11 2.5n
C1 14 0 2p
Tin 14 0 10 0 ZO=50 TD=0.17ns
Tfix 13 0 11 0 ZO=45 TD=500ps
RG 12 13 50
RLD1 7 0 50
C2 1 0 2p
U1 3 10 2 0 5 1 4 0 USTRIP L=0.178
T6 2 0 6 0 ZO=50 TD=0.17ns
```


```

T7 1 0 7 0 ZO=50 TD=0.17ns
T8 4 0 8 0 ZO=50 TD=0.17ns
R2 6 0 50
R3 3 0 50
R4 8 0 50
R5 5 0 50
.Model USTRIP U LEVEL=3 PLew=1 Elev=1 Dlev=2 Nl=3 Ht=381u
+ Wd=305u Th=25u Sp=102u Ts=838u Kd=4.7
.Probe v(13) v(7) v(8)
.End

```

Figure A-24, Figure A-25, and Figure A-26 show the main line and crosstalk responses. The rise time and delay of the waveform are sensitive to the skin effect frequency, since losses reduce the slope of the signal rise. The main line response shows some differences between simulation and measurement. The rise time differences are due to layout parasitics and the fixed resistance model of skin effect. The differences between measured and simulated delays are due to errors in the estimation of dielectric constant and the probe position.

Figure A-24: Measured versus Computed Through-Line Response



The gradual rise in response between 3 ns and 4 ns is due to skin effect. During this period, the electric field driving the current penetrates farther into the conductor so that the current flow increases slightly and gradually. This affects the measured response as shown for the period between 3 ns and 4 ns.

Figure A-25 shows the backward crosstalk response. The amplitude and delay of this backward crosstalk are very close to the measured values. The risetime differences are due to approximating the skin effect with a fixed resistor, while the peak level difference is due to errors in the LC matrix solution for the coupled lines.

Figure A-25: Measured Versus Computed Backward Crosstalk Response






Figure A-26: Measured Versus Computed Forward Crosstalk Response

Figure A-26 shows the forward crosstalk response. This forward crosstalk shows almost complete signal cancellation in both measurement and simulation. The forward crosstalk levels are about one tenth the backward crosstalk levels. The onset of ringing of the forward crosstalk has reasonable agreement between simulation and measurement. However, the trailing edge of the measured and simulated responses differ. The measured response trails off to zero after about 3 ns, while the simulated response does not trail down to zero until 6 ns. Errors in simulation at this voltage level can easily be due to board layout parasitics that have not been included in the simulation.

Simulation methods can have a significant effect on the predicted waveforms. Figure A-27 shows the main line response at Node 7 of Figure A-23 as the integration method and the number of lumped elements change. With the recommended number of lumps, 20, the Trapezoidal integration method shows

a fast risetime with ringing, while the Gear integration method shows a fast risetime and a well damped response. When the number of lumped elements is changed to 3, both Trapezoidal and Gear methods show a slow risetime with ringing. In this situation, the Gear method with 20 lumps gives the more accurate simulation.

Figure A-27: Computed Responses for 20 Lumps and 3 Lumps, Gear and Trapezoidal Integration Methods



Three Coupled Lines, Sea of Dielectric Configuration

This example shows the U Element analytic equations for a typical integrated circuit transmission line application. Three 200 μ m-long aluminum wires in a silicon dioxide dielectric are simulated to examine the through-line and coupled line response.

The U model uses the transmission line geometric parameters to generate a multisection lumped-parameter transmission line model. Use a single U Element statement to create an internal network of three 20-lump circuits.

Figure A-28 shows the IC-scale coupled line geometry.

Figure A-28: Three Coupled Lines with One Reference Plane in a Sea of Dielectric (IC Scale)




Figure A-29 shows one lump of the lumped-parameter schematic for the three-conductor stripline configuration of Figure A-28. This internal circuitry represents one U Element instantiation. The internal elements are described in “Simulation Output” on page A-47.

Figure A-29: Schematic for Three Coupled Lines with One Reference Plane





Figure A-30 shows a schematic using the U Element of Figure A-29. In this simple circuit, a pulse drives a three-conductor transmission line source terminated by 50Ω resistors and loaded by 1pF capacitors.

Figure A-30: Schematic Using the Three Coupled Lines U Model

The input file for the U Element solution is shown below.

```
.Tran 0.1ns 20ns
.Options Post Accurate NoMod Brief Probe
Vss Vss 0 0v
Rss Vss 0 1x
vIn1 In1 Vss Pw1 0ns 0v 11ns 0v 12ns 5v 15ns 5v 16ns 0v
rIn1 In1 In10 50
rIn2 Vss In20 50
rIn3 Vss In30 50
u1 In10 In20 In30 Vss Out1 Out2 Out3 Vss IcWire L=200um
cIn1 Out1 Vss 1pF
cIn2 Out2 Vss 1pF
cIn3 Out3 Vss 1pF
.Probe v(Out1) v(Out2) v(Out3)
.Model IcWire U LEVEL=3 Dlev=0 Nl=3 Nlay=2 Plev=1 Elev=1
+ Llev=0 Ht=2u Wd=5u Sp=15u Th=1u Rho=2.8e-8 Kd=3.9
.End
```

The U Element uses the conductor geometry to create length-independent RLC matrices for a set of transmission lines. You can then input any length, and simulation computes the number of circuit lumps that are required.

[Figure A-31](#), [Figure A-32](#), and [Figure A-33](#) show the through and coupled responses, computed using the U Element equations.

Figure A-31: Computed Through-Line Response




Figure A-32 shows the nearest coupled line response. This response only occurs during signal transitions.

Figure A-32: Computed Nearest Coupled-Line Response





Figure A-33 shows the third coupled line response. The predicted response is about 1/100000 of the main line response.

Figure A-33: Computed Furthest Coupled-Line Response



By default, simulation prints the model values, including the LCRG matrices, for the U Element. All of the printed LCRG parameters are identified in the following section.

Simulation Output

The listing below is part of the output from a simulation using the HSPICE input deck for the *IcWire* U model. Descriptions of the parameters specific to U Elements follows the listing. (Parameters not listed in this section are described in [Table A-2 on page A-14](#) and [Table A-3 on page A-17](#).)

IcWire Output Section

```

*** model name:      0:icwire      ****
names values  units      names values  units      names values units
-----
--- u-model control parameters ---
maxl= 20.00      #lumps      wlump= 20.00      elev= 1.00
plev=  1.00      llev= 0.      nlay= 2.00      #layrs
  nl=   3.00      #lines      nb= 1.00      #refpl
--- begin type specific parameters ---
dlev=  0.      #      kd=   3.90      corkd=   1.00
sig=   0.      mho/m      rho= 28.00n ohm*m      rhob= 28.00n ohm*m
th=   1.00u meter      thb=  1.42u meter      skin= 10.31u meter
skinb= 10.31u meter      wd2=  5.00u meter      ht2=  2.00u meter
th2=  1.00u meter      sp1 15.00u meter      wd3=  5.00u meter
ht3=  2.00u meter      th3=  1.00u meter      sp2 15.00u meter
cr1= 170.28p f/m      gr1=   0.      mho/m      l11= 246.48n h/m
cr2= 168.25p f/m      gr2=   0.      mho/m      c12=   5.02p f/m
g12=   0.      mho/m      l12=  6.97n h/m      l22= 243.44n h/m
cr3= 170.28p f/m      gr3=   0.      mho/m      c13= 649.53f f/m
g13=   0.      mho/m      l13=  1.11n h/m      c23=   5.02p f/m
g23=   0.      mho/m      l23=  6.97n h/m      l33= 246.48n h/m
--- two layer (skin and core) parameters ---
rrs=   1.12k ohm/m      rrc=   0.      ohm/m      rls=   5.60k ohm/m
rlc=   0.      ohm/m      r2s=  5.60k ohm/m      r2c=   0.      ohm/m
r3s=   5.60k ohm/m      r3c=   0.      ohm/m

```

U Element Parameters

<i>cij</i>	coupling capacitance from conductor <i>i</i> to conductor <i>j</i> (positive)
<i>crj</i>	self capacitance/m of conductor <i>j</i> to the reference plane
<i>cpr</i>	capacitance of the reference plane to the HSPICE ground
<i>gij</i>	conductance/m from conductor <i>i</i> to conductor <i>j</i> (zero if sig=0)
<i>grj</i>	conductance/m from conductor <i>j</i> to the reference plane (0 if sig=0)
<i>gpr</i>	conductance from the reference plane to the HSPICE ground, always=0
<i>hti</i>	height of conductor <i>i</i> above the reference plane (only ht is input, all heights are the same)
<i>lri</i>	inductance/m from conductor <i>i</i> to the reference plane
<i>lrr</i>	inductance/m of the reference plane
<i>lij</i>	inductance/m from conductor <i>i</i> to conductor <i>j</i>
<i>ljj</i>	self inductance/m of conductor <i>j</i>
<i>rrc</i>	core resistance/m of the reference plane (if NLAY = 2, zero if skin depth > 90% of thb)
<i>rrr</i>	resistance/m of the reference plane (if NLAY = 1)
<i>rrs</i>	skin resistance/m of the reference plane (if NLAY = 2)
<i>ris</i>	skin resistance/m of conductor <i>i</i> (if NLAY = 2)
<i>ric</i>	core resistance/m of conductor <i>i</i> (if NLAY = 2, zero if skin depth > 50% of th)
<i>rjj</i>	resistance/m of conductor <i>j</i> (if NLAY = 1)
skin	skin depth

skinb	skin depth of the reference plane
spi	spacing between conductor i and conductor $i+1$ (only sp is input, all spacings are the same)
thi	thickness of conductor i (only th is input, all thicknesses are the same)
wdi	width of conductor i (only wd is input – all widths are the same)

The total conductor resistance is indicated by r_{jj} when $NLAY = 1$, or by $r_{is} + r_{ic}$ when $NLAY = 2$.

As shown in the next section, *some difference between HSPICE and field solver results is to be expected*. Within the range of validity shown in [Table A-4 on page A-18](#) for the U model, simulation comes very close to field solver accuracy. In fact, discrepancies between results from different field solvers can be as large as their discrepancies with simulation. The next section compares some Avant! physical circuit models to models derived using field solvers.

Capacitance and Inductance Matrices

Simulation places capacitance and inductance values for U Elements in matrix form, for example:

$$\begin{bmatrix} & C & .. & C \\ & . & & \\ C & & & C \end{bmatrix}$$


Figure A-33 on page A-51 shows the capacitance and inductance matrices for the three-line, buried microstrip IC-scale example shown in Figure A-28 on page A-44.

Table A-7: Capacitance and Inductance Matrices for the Three-Line, IC-Scale Interconnect System

Capacitance (pF/m)	176	-5.02	-0.65
	-5.02	178	-5.02
	-0.65	-5.02	176
Inductance (nH/m)	246	6.97	1.11
	6.97	243	6.97
	1.11	6.97	246

The capacitance matrices in Table A-7 are based on the admittance matrix of the capacitances between the conductors. The negative values in the capacitance matrix are due to the sign convention for admittance matrices. The inductance matrices are based on the impedance matrices of the self and mutual inductance of the conductors. Each matrix value is per meter of conductor length. The actual lumped values use a conductor length equal to the total line length divided by the number of lumps.

The above capacitance matrix can be related directly to the output of Example 2. Simulation uses the branch capacitance matrix for internal calculations. For the three-conductors in this example, Figure A-34 shows the equivalent capacitances, in terms of simulation device model parameters.

Figure A-34: Conductor Capacitances for Example 2

The capacitances of [Figure A-34](#) are those shown in [Figure A-29 on page A-44](#). The HSPICE nodal capacitance matrix of [Table A-7 on page A-51](#) is shown below, using the capacitance terms that are listed in the HSPICE output.

$$\begin{bmatrix} C_{R1} + C_{12} & -C_{12} & -C_{13} \\ -C_{12} & C_{R2} + C_{12} & -C_{23} \\ -C_{13} & -C_{23} & C_{R3} + C_{13} \end{bmatrix}$$

The off-diagonal terms are the negative of the coupling capacitances (to conform to the sign convention). The diagonal terms require some computation, for example,

$$\begin{aligned} C_{11} &= C_{R1} + C_{12} + C_{13} \\ &= 170.28 + 5.02 + 0.65 \\ &= 175.95, \text{ or } 176 \text{ pF/m} \end{aligned}$$

Note that the matrix values on the diagonal in [Table A-7 on page A-51](#) are large: they indicate self-capacitance and inductance. The diagonal values show close agreement among the various solution methods. As the coupling values become small compared to the diagonal values, the various solution methods give very different results. Third-line coupling capacitances of 0.65 pF/m, 1.2 pF/m, and 0.88 pF/m are shown in [Table A-7 on page A-51](#). Although the differences between these coupling capacitances seem large, they represent a negligible difference in waveforms because they account for only a very small amount of voltage coupling. [Table A-7 on page A-51](#) represents very small coupling because the line spacing is large (about seven substrate heights).

[Table A-8](#) shows the parameters for the stripline shown in [Figure A-35](#).

Figure A-35: Stripline Geometry Used in MCM Technology




Table A-8: Capacitance and Inductance for the Single Line MCM-Scale Stripline

Capacitance (pF/m)	164.4
Inductance (nH/m)	236.5

Five Coupled Lines, Stripline Configuration

This example shows a five-line interconnect system in a PCB technology. [Table A-9](#) shows the matrix parameters for the line configuration of [Figure A-36](#).

Figure A-36: Five Coupled Lines on a PCB




Table A-9: Capacitance and Inductance for the Five-Line PCB-Scale Interconnect System

Capacitance (pF/m)	59	-19	-2.5	-0.8	-0.4
	-19	69	-18	-2.2	-0.8
	-2.5	-18	69	-18	-2.5
	-0.8	-2.2	-18	69	-19
	-0.4	-0.8	-2.5	-19	57
Inductance (nH/m)	676	309	179	116	81
	309	641	297	174	116
	179	297	637	297	179
	116	174	297	641	309
	81	116	179	309	676

U Model Applications

This section gives examples of use, and then explains some of the aspects of ringing (impulse-initiated oscillation) in real and simulated transmission line circuits.

Data Entry Examples

Coax Geometry Entry (ELEV=1, PLEV=2) with ground reference (LLEV=1) and skin effect (NLAY=2)

```
uc in1 3 out1 4 wire2 l=1
.model wire2 u LEVEL=3 nlay=2 plev=2 elev=1 llev=1
+ ra=1m rb=7.22m hgp=20m rho=1.7e-8 kd=2.5
```

Matrix Entry (ELEV=2)

```
u1 In1 In2 In3 Vss Out1 Out2 Out3 Vss Wire3 L=0.01
.model Wire3 U LEVEL=3 NL=3 Elev=2 Llev=0
+ rrr=1.12k r11=5.6k r22=5.6k r33=5.6k c13=0.879pF
+ cr1=176.4pF cr2=172.6pF cr3=176.4pF c12=4.7pF c23=4.7pF
+ L11=237nH L22=237nH L33=237nH L12=5.52nH L23=5.52nH
+ L13=1.34nH
```

Coax Measured Data Entry (ELEV=3, PLEV=2)

```
u10 1 0 2 0 rg58 l=12
.model rg58 u LEVEL=3 plev=2 elev=3
+ zk=50 capl=30.8p clen=1ft vrel=0.66
+ fr1=100meg at1=5.3db atlen=100ft
```

Printed Circuit Board Models

[Figure A-37 on page A-56](#) illustrates a small cross section of a six-layer printed circuit board. The top and bottom signal layers require a microstrip U model (DLEV=1), while the middle signal layers use a stripline U model (DLEV=2).

Important aspects of such a circuit board are the following:

- Trace impedance is difficult to control because of etch variation
- 6 mil effective trace widths
- 8 mil drawn widths
- 10 mil insulator thickness
- 1 ounce copper 1.3 mil thick
- Microstrip model TOP used for top and bottom
- Stripline model MID used for middle signal layers

Example


Top and bottom layer model:

```
.MODEL TOP U LEVEL=3 ELEV=1 PLEV=1 TH=1.3mil HT=10mil KD=4.5
  DLEV=1
+ WD=8mil XW=-2mil
```

Middle layer model:

```
.MODEL MID U LEVEL=3 ELEV=1 PLEV=1 TH=1.3mil HT=10mil KD=4.5
  DLEV=2
+ WD=8mil XW=-2mil TS=32mil
```

Figure A-37: Six-Layer Printed Circuit Board



Coax Models

The following examples are for standard coax. These are obtained from commonly available tables¹. (The parameter fr1 is the frequency at which a specific amount of attenuation, at1, occurs for a specified length of coax, atlen.) Avant! simulators accept dB (decibel) and ft. (foot) units.

Example

```
.model rg9/u      u      LEVEL=3      plev=2      elev=3
+                Zk=51      vrel=.66
+                fr1=100meg at1=2.1db   atlen=100ft
*

.model rg9b/u     u      LEVEL=3      plev=2      elev=3
+                Zk=50      vrel=.66
+                fr1=100meg at1=2.1db   atlen=100ft
*

.model rg11/u     u      LEVEL=3      plev=2      elev=3
+                Zk=75      vrel=.78
+                fr1=100meg at1=1.5db   atlen=100ft
*

.model rg11a/u    u      LEVEL=3      plev=2      elev=3
+                Zk=75      vrel=.66
+                fr1=100meg at1=1.9db   atlen=100ft
*

.model rg54a/u    u      LEVEL=3      plev=2      elev=3
+                Zk=58      vrel=.66
+                fr1=100meg at1=3.1db   atlen=100ft
*

.model rg15/u     u      LEVEL=3      plev=2      elev=3
+                Zk=53.5    vrel=.66
+                fr1=100meg at1=4.1db   atlen=100ft
*

.model rg53/u     u      LEVEL=3      plev=2      elev=3
+                Zk=53.5    vrel=.66
+                fr1=100meg at1=4.1db   atlen=100ft
*

.model rg58a/u    u      LEVEL=3      plev=2      elev=3
+                Zk=50      vrel=.66
+                fr1=100meg at1=5.3db   atlen=100ft
*

.model rg58c/u    u      LEVEL=3      plev=2      elev=3
```

```

+           Zk=50           vrel=.66
+           frl=100meg atl=5.3db   atlen=100ft
*
.model rg59b/u u           LEVEL=3   plev=2           elev=3
+           Zk=75           vrel=.66
+           frl=100meg atl=3.75db   atlen=100ft
*
.model rg62/u   u           LEVEL=3   plev=2           elev=3
+           Zk=93           vrel=.84
+           frl=100meg atl=3.1db   atlen=100ft
*
.model rg62b/u u           LEVEL=3   plev=2           elev=3

```

Twinlead Models

Example

```


.model tw/sh   u           LEVEL=3   plev=3           elev=3
*
          Shielded TV type twinlead
+           Zk=300           vrel=.698
+           frl=57meg   atl=1.7db   atlen=100ft
*
.model tw/un   u           LEVEL=3   plev=3           elev=3
*
          Unshielded TV type twinlead
+           Zk=300           vrel=.733
+           frl=100meg atl=1.4db   atlen=100ft

```

Two Coupled Microstrips

Figure A-38 shows two metal lines formed of the first aluminum layer of a modern CMOS process. The microstrip model assumes that the metal strips sit on top of a dielectric layer that covers the reference plane.

Figure A-38: Two Coupled Microstrips Geometrically Defined as LSI Metallization



Example of Two Microstrips Coupled Together

```
* file strip2.sp Two microstrips coupled together
*.... The tests following use geometric/physical model
.option acct post list
.print tran V(no1) V(no2) V(noref)
```

Signal Source

```
.tran 1ps 300ps
.PARAM Rx=54
* excitation voltage + prefilter
V1 npl 0 PWL 0.0s 0v 50ps 0v 60ps 1v
xrI1 NP1 NI1 rcfilt rflt=rx tdflt=1ps
```

Circuit Definition

```
Ue1 NI1 NI2 0 NO1 NO2 NORef u1 L=5.0m
RI2 NI2 0 Rx
RO1 NO1 NORef Rx
RO2 NO2 NORef Rx
rref noref 0 1
* ...MODEL DEFINITION -- metal layer1 (sea of dielectric)
.MODEL u1 U LEVEL=3 plev=1 elev=1 nl=2
+ KD=3.5 xw=0.1u rho=17e-9 rhob=20e-9
+ wd=1.5u ht=1.0u th=0.6u sp=1.5u
+ llev=1 dlev=0 maxl=50
*
.END
```

Solving Ringing Problems with U Elements

Ringing oscillations at sharp signal edges may be produced by:

- Oscillations due to the simulator
- Oscillations due to lossy approximation of a transmission line (U Element)
- Signal reflections due to impedance mismatch

The primary reason for using a circuit simulator to measure high speed transmission line effects is to calculate how much transient noise the system contains and to determine how to reduce it to acceptable values.

Oscillations Due to Simulation Errors

The system noise results from the signal reflections in the circuit. It may be masked by noises from the simulator. Simulator noise must be eliminated in order to obtain reliable system noise estimates. The following sections describes ways to solve problems with simulator noise.

Timestep Control Error

The default method of integrating inductors and capacitors is trapezoidal integration. While this method gives excellent results for most simulations, it can lead to what is called trapezoidal ringing. This is numerical oscillations that look like circuit oscillations, but are actually timestep control failures. In particular, trapezoidal ringing can be caused by any discontinuous derivatives in the nonlinear capacitance models, or from the exponential charge expressions for diodes, BJTs, and JFETs.

Set the .OPTION METHOD=GEAR to change the integration method from trapezoidal to Gear. The gear method does not ring and, although it typically gives a slightly less accurate result, is still acceptable for transient noise analysis.

Incorrect Number of Element Lumps

It is important to use the right number of lumps in a lossy transmission line element. Too few lumps results in false ringing or inaccurate signal transmission, while too many lumps leads to an inordinately long simulation run. Sometimes, as in verification tests, it is necessary to be able to specify the number of lumps in a transmission line element directly. The number of lumps in a lossy transmission line element may be directly specified, defaulted to an accuracy and limit based computation, or computed with altered accuracy and limit and risetime parameters.

Default Computation

In the default computation, LUMPS=1 until a threshold of total delay versus risetime is reached:

$$TDeff = RISETIME/20$$

where: $TDeff$ = total end-to-end delay in the transmission line element

$RISETIME$ = the duration of the shortest signal ramp, as given in the statement

.OPTION RISETIME = value

At the threshold, two lumps are used. Above the threshold, the number of lumps is determined by:

$$\text{number of lumps} = \text{minimum of } 20 \text{ or } [1 + (\text{TDeff}/\text{RISETIME}) * 20]$$

The upper limit of 20 is applied to enhance simulation speed.

If the standard accuracy-based computation does not provide enough lumps, or if it computes too many lumps for simulation efficiency, you can use one of several methods to change the number of lumps on one or more elements:

1. Specify **LUMPS=value** in the element statement.
2. Specify **MAXL=value** and **WLUMP=value** in the **.MODEL** statement.
3. Specify a different **RISETIME=value** in the **.OPTION** statement.

Specify LUMPS=value (direct specification)

Direct specification overrides the model and limit based computation, applying only to the element specified in the element statement, as in the example below:

```
U35 n1 gnd n2 oref model lumps=31 L=5m
```

where 31 lumps are specified for an element of length 5 mm.

Specify MAXL and WLUMP (altered accuracy and limit parameters)

You can alter the default computation for all the elements that refer to a particular model by specifying the model parameters “MAXL” and “WLUMP” (which would otherwise default to 20). In the nondefault case the number of lumps, the threshold, and the upper limit all would be changed:

```
lumps = min{MAXL, [1 + (TDeff/RISETIME) * WLUMP]}
Threshold: TDeff = RISETIME/WLUMP
Upper lim: MAXL
```

Specify a different “RISETIME” parameter in the .OPTION statement

You can change the threshold and number of lumps computed for all elements of all models, reduce or increase the analysis parameter “RISETIME”. Note that care is required if RISETIME is decreased, because the number of lumps may be limited by MAXL in some cases where it was not previously limited.


Using a Multistage RC Filter to Prevent Ringing

Artificial sources such as pulse and piecewise linear sources often are used to simulate the action of real output buffer drivers. Since real buffers have a finite cutoff frequency, a multistage filter can be used to give the ideal voltage source reasonable impedance and bandwidth.

You can place a multistage RC filter, shown below, between the artificial source and any U Element to reduce the unrealistic source bandwidth and, consequently, the unrealistic ringing. In order to provide as much realism as possible, the interposed RC filter and the PWL (piecewise linear) source must be designed together to meet the following criteria:

- Reduce the ringing to acceptable levels
- Preserve the realistic bandwidth of the source signal
- Provide a driver with any chosen impedance
- Provide accurately timed transient signals

Figure A-39: Circuit Diagram of an RC Filter



Example

```
.MACRO RCFNEW in out gnd_ref RFLT=50 TDFLT=100n
*
*.PROT
* Begin RCFILT.inc (RC filter) to smooth and match pulse
* sources to transmission lines. User specifies impedance
* (RFLT) and smoothing interval (TDFLT). TDFLT is usually
* specified at about .1*risetime of pulse source.
*
* cutoff freq, total time delay; and frequency dependent
* impedance and signal voltage at "out" node:
*
```

```

* smoothing period = TDFLT.....(equivalent boxcar filter)
* delay= TDFLT
* fc=2/(pi*TDFLT).....(cutoff frequency)
* Zo~ RFLT*(.9 + .1/sqrt( 1 + (f/fc)^2 )
* V(out)/V(in)= [1 / sqrt( 1 + (f/fc)^2 )]^4
*
.PARAM TD1S='TDFLT/4.0'
RF1 in n1 \'.00009*RFLT'
RF2 n1 n2 \'.0009*RFLT'
RF3 n2 n3 \'.009*RFLT'
RF4 n3 n4 \'.09*RFLT'
Rout n4 out \'.90*RFLT'
*
.PARAM CTD='TD1S/ (.9*RFLT)'
CF1 n1 0 \10000*CTD'
CF2 n2 0 \1000*CTD'
CF3 n3 0 \100*CTD'
CF4 n4 0 \10*CTD'
*
.UNPROT
.EOM

```

From the comments embedded in the macro, the output impedance varies from RFLT in the DC limit to 3% less at FC and 10% less in the high frequency limit.

$$RFLT|_{DC} = 0.99999 \cdot RFLT$$

$$RFLT|_{FC} = 0.97 \cdot RFLT$$

Therefore, setting RFLT to the desired driver impedance gives a reasonably good model for the corrected driver impedance. TDFLT is generally set to 40% of the voltage source risetime.


```

* excitation voltage + prefilter
V1 np1 0 PWL 0.0s 0v 50ps 0v 60ps 1v
xr1l NP1 NI1 RCFNEW rflt=rx tdflt=4ps

```

Note: RCFNEW is an automatic include file named *\$installdir/parts/behave/rcfilt.inc*, where *\$installdir* is the installation directory.

Figure A-40 shows the input and output voltages for the filter.



Signal Reflections Due to Impedance Mismatch

The effect of impedance mismatch is demonstrated in the following example. This circuit has a 75 ohm driver, driving 3 inches of 8 mil wide PCB (middle layer), then driving 3 inches of 16 mil wide PCB.

The operational characteristics of such a circuit are shown in [Figure A-41](#), [Figure A-42](#), and [Figure A-43](#). The first steady value of impedance is 75 ohms, which is the impedance of the first transmission line section. The input impedance falls to 56 ohms after about 2.5ns, when the negative reflection from the nx1 node reaches nil. This TDR displays one idiosyncrasy of the U Element. The high initial value of Z_{in} (TDR) is due to the fact that the input element of the U Element is inductive. The initial TDR spike can be reduced in amplitude and duration by simply using a U Element with a larger number of lumped elements.

Figure A-41: Mathematical Transmission Line Structure




Figure A-42: Waveforms in Mismatched Transmission Line Structure





Figure A-43: Impedance from TDR at Input**Input File for Impedance Mismatch Example**

```
* file strip1.sp
* Two series microstrips (8mil wide & 16mil) drive 3 inches
  of 8mil
* middle layer PCB, series connected to 3 inches of 16mil wide
* middle layer PCB, 500ns risetime driver. The tests
  following use
* geometric/physical model
.option acct post list
```

Signal Source

```
.tran 20ps 4ns
.probe tdr=par('v(ni1)/i(ue1)')
.PARAM R8mil=75 r16mil=56
* excitation voltage + prefilter
V1 np1 0 PWL 0.0s 0v 500ps 0v 1n 1v
xrI1 NP1 NI1 rcfilt rflt=r8mil tdfilt=50ps
```

Circuit Definition

```
Ue1 NI1 0 NX1 0 u1 L=3000mil
Ue2 NX1 0 NO2 0 u2 L=3000mil
RO2 NO2 0 r16mil
* ...MODEL DEFINITION -- 8mil middle metal layer of a copper
  PCB
.MODEL u1 U LEVEL=3 plev=1 elev=1 nl=1
+ th=1.3mil ht=10mil ts=32mil kd=4.5 dlev=0
+ wd=8mil xw=-2mil
* ...MODEL DEFINITION -- 16mil middle metal layer of a copper
  PCB
.MODEL u2 U LEVEL=3 plev=1 elev=1 nl=1
+ th=1.3mil ht=10mil ts=32mil kd=4.5 dlev=0
+ wd=16mil xw=-2mil
.END
```

Transmission Line Theory


This section:

- Discusses how the discrete lumped model of the U Element transmission line explains characteristic impedance and transmission velocity
- Uses the concepts of self and mutual inductance to explain crosstalk
- Describes rules of thumb for various types of clock pulses
- Discusses the sources of transmission line attenuation

Lossless Transmission Line Model

As a signal propagates down the pair of conductors, each new section acts electrically as a small lumped circuit element. In its simplest form, called the lossless model, the equivalent circuit of a transmission line has just inductance and capacitance. These elements are distributed uniformly down the length of the line, as shown in [Figure A-44](#).

Figure A-44: Equivalent Circuit Model of a Lossless Transmission Line



From this electrical circuit model, the two important terms that characterize a transmission line can be derived: the velocity of a signal (v) and the characteristic impedance (Z_0).

$$v = \frac{1}{\sqrt{L_L C_L}} \quad \text{and} \quad Z_0 = \sqrt{\frac{L_L}{C_L}}$$

L_L = inductance per length

C_L = capacitance per length


This is the basis for the T Element. It accounts for a characteristic impedance (Z_0) and a time delay (TD). The time delay depends on the distance (d) between the two ends of the transmission line:

$$TD = \frac{d}{v}$$

Lossy Transmission Line Model

When loss is significant, the effects of the series resistance (R) and the dielectric conductance (G) should be included. [Figure A-45](#) shows the equivalent circuit model of a lossy transmission line, with distributed “lumps” of R, L, and C Elements.

Figure A-45: Equivalent Circuit Model of a Lossy Transmission Line



The U Element is the equivalent circuit model for the lossy transmission line. In a transient simulation, the U Element automatically accounts for frequency-dependent characteristic impedance, dispersion (frequency dependence in the velocity), and attenuation.

The most common types of transmission line cross sections are microstrip, stripline, coax, wire over ground, and twisted pair. There is no direct relationship between cross section, velocity of propagation, and characteristic impedance.

In a balanced transmission line, the two conductors have similar properties and are electrically indistinguishable. For example, each wire of a twisted pair has the same voltage drop per length down the line. The circuit model for each wire has the same resistance capacitance and inductance per length.

This is not the case with a microstrip line or a coaxial cable. In those structures, the signal conductor has a larger voltage drop per length than the other conductor. The wide reference plane in a microstrip or the larger diameter shield

in a coax have lower resistance per length and lower inductance per length than the signal line. The equivalent circuit model for unbalanced lines typically assumes the resistance and inductance per length of the ground path is zero and all the voltage drop per length is on the signal conductor. Even though the inductance of the reference plane is small, it can play a significant role when there are large transient currents.

Impedance

The impedance of a device (Z) is defined as the instantaneous ratio of the voltage across the device (V) to the current through it:

$$Z = \frac{V}{I}$$

Impedance of Simple Lumped Elements

The impedance of a device can be thought of as the quality of the device that causes it to transform a current through it into a voltage across it:

$$V = ZI$$

The admittance (Y) is less often used to characterize a device. It is the inverse of the impedance:

$$Y = \frac{1}{Z} = \frac{I}{V}$$

There are three ideal circuit elements used to describe passive components: a resistor, a capacitor, and an inductor. They are defined by how they interact with voltage across them and current through them:

Resistor, with resistance (R):

$$V = IR$$

Capacitor, with capacitance (C):

$$I = C \frac{dV}{dt}$$

Inductor with inductance (L):

$$V = L \frac{dI}{dt}$$

When the voltage or current signals are time dependent, the impedance of a capacitive or inductive element is a very complicated function of time. You can simulate it, but it is difficult to build an intuitive model.

The impedance of a capacitor rotates the phase of the current 90° in the negative or direction to generate the voltage across the capacitor. The impedance of an inductor rotates the current 90° in the positive direction to generate the voltage across the inductor. For a resistor, the current and voltage have the same phase.

In the frequency domain, when all signals are sine waves in the time domain, the impedance of a capacitor and an inductor is frequency dependent, decreasing with frequency for a capacitor and increasing with frequency for an inductor. The impedance of a resistor is constant with frequency.

In the real world of finite dimensions and engineered materials, ideal circuit elements have parasitics associated with them, which cause them to behave in complex ways that are very apparent at high frequencies.

Characteristic Impedance

A controlled impedance transmission line is a pair of conductors that have a uniform cross section and uniform distribution of dielectric materials down their length. A short segment, Δx , of the transmission line has a small capacitance associated with it, ΔC , which is the capacitance per length, C_L , times the Δx :

$$\Delta C = C_L \Delta x$$

When a voltage signal is introduced at one end, the voltage between the conductors induces an electric that propagates the length of the line at the speed of light in the dielectric. As the voltage signal moves down the line, each new section of line charges up. The new section of line, Δx , is charged up in a time Δt :

$$\Delta t = \frac{\Delta x}{v}$$

If the voltage (V) moves down the line at a constant speed and the capacitance per length is uniform throughout the line, then the constant voltage applied to the front end draws a constant charging current (I):

$$I = \frac{\Delta Q}{\Delta t} = \frac{\Delta CV}{\Delta t} = \frac{C_L \Delta x V}{\Delta t} = C_L v V$$

This constant voltage with constant current has the behavior of a constant impedance (Z):

$$Z = \frac{V}{I} = \frac{V}{C_L v V} = \frac{1}{C_L v}$$

The impedance is determined by the speed of the signal and the capacitance per length of the pair of conductors, both intrinsic properties of the line. This intrinsic impedance is termed the characteristic impedance of the line (Z_0).

If a measurement is made at one end of the line in a short time compared to the round trip time delay, the line behaves like a resistor with a resistance equal to the characteristic impedance of the line. Transmission line effects are only important when rise times are comparable or shorter than the round trip time delay.

For example, if the rise time of a device is 1 ns, and it drives an interconnect trace in FR4 which is longer than three inches, the load on the device during the risetime is purely resistive. For CMOS devices, which are used to drive high resistance loads, the typical 50 ohm resistance they see initially can significantly distort the waveform from what is expected.

It is only during the initial surge of the voltage that a transmission line behaves as a constant impedance, with a value equal to its characteristic impedance. For this reason the characteristic impedance of a line is also called the surge impedance. The surge time during which the impedance is constant is the round trip time of flight, or twice the time delay. Reflections from the far end complicate the electrical behavior of the line after the surge time.

The instantaneous impedance measured at the front end of a transmission line is a complicated function of time. It depends on the nature of the terminations at the far end. When the line is shunted to ground with a resistor of value equal to the characteristic impedance of the line, there is no reflection back, and the front end of the line behaves as a resistive load. When the termination at the far end is

open, the impedance at the front end starts out at the characteristic impedance and eventually, after multiple reflections, approaches an infinite impedance. During some periods the instantaneous impedance may be zero. These transient effects are fully simulated with T Elements and U Elements.

Inductance

Mutual Inductance and Self Inductance

The most confusing, subtle and important parameter in high-speed packaging and interconnect design is inductance. It plays a key role in the origin of simultaneous switching noise, also called common ground inductance, and a key role in crosstalk between transmission line structures.

Operational Definition of Inductance

Consider an inductor to be any section of circuit element which carries current: an interconnect trace, a ground plane, a TAB lead frame, a lead in a DIP package, the lead of a resistor or a pin in a connector. An inductor does not have to be a closed circuit path, but can be a small section of a circuit path.

A changing current passing through an inductor generates a voltage drop. The magnitude of the voltage drop (ΔV) for an inductance (L) and change in current (dI/dt) is:

$$\Delta V = L \frac{dI}{dt}$$

This definition can always be used to evaluate the inductance of a section of a circuit. For example, with two long parallel wires, each of radius (r) and a center-to-center separation (s), you can measure the voltage drop per length for one of the wires when a changing current dI/dt flows through one wire and back through the other. The induced voltage per length on one of the wires is:

$$V_L = \frac{\mu_0}{2\pi} L_n \left(\frac{s}{r} - \frac{r}{s} \right) \frac{dI}{dt} \quad [V \text{ in mV/inch, } l \text{ in mA, } t \text{ in ns}]$$

From this expression, the effective inductance per length of one wire is found to be:

$$L_L = \frac{\mu_0}{2\pi} \ln\left(\frac{s}{r} - \frac{r}{s}\right) \approx 5 \ln\left(\frac{s}{r}\right) (s \gg r) \quad [\text{nH/inch}]$$

Mutual Inductance

A second effect also is important: the induced voltage from currents that are adjacent to, but not in, the same circuit path. This is caused by the mutual inductance between two current elements. A section of conductor in a circuit, labeled 1, may have an induced voltage generated across it because of currents not in circuit 1, but from circuits 2, 3, and 4.

The voltage generated across the section of circuit 1, V_1 , is given in its general form by:

$$V_1 = L_{11} \frac{dI_1}{dt} + L_{12} \frac{dI_2}{dt} + L_{13} \frac{dI_3}{dt} + L_{14} \frac{dI_4}{dt}$$

The notation for mutual inductance (L_{ab}) is related to the induced voltage on circuit element a, from the current element, b. In some texts, the symbol used is M, rather than L. The special case of the induced voltage on a circuit element from its own current (L_{aa}) is called self inductance.

Mutual inductance relates to the magnitude of induced voltage from an adjacent current. The magnitude of this voltage depends on the flux linkages between the two circuit elements.

Self Inductance

The self inductance of an isolated single trace is a well-defined, absolute mathematical quantity, but not a measurable physical quantity. There is always a return current path somewhere, and the mutual inductance from this return current path induces a voltage on the circuit element that subtracts from the self inductance. Self inductance can never be measured or isolated, independent of a mutual inductance of a return current path.

In the example above of two long parallel wires, the measured inductance per length (L_L) of one wire is neither the self inductance nor the mutual inductance of the wire. It is a combination of these two terms. If the universe contained just the two wires, the measured voltage drop per length would be:

$$V_L = L_{11} \frac{dI_1}{dt} - L_{12} \frac{dI_1}{dt} = (L_{11} - L_{12}) \frac{dI_1}{dt} = L_L \frac{dI_1}{dt}$$

The minus sign reflects the opposite directions of the currents I_1 and I_2 . Operationally, when the inductance per length of one wire is measured, what is really being measured is the difference between its self inductance and the mutual inductance of the return path. Because of this effect, it is clear that the nature of the return path greatly influences the measured inductance of a circuit element.

Reference Plane Return Paths

The capacitance per length (C_L) of any planar transmission line is:

$$C_L = \frac{85}{Z_0} \sqrt{\epsilon_r} \text{ [pF/inch]}$$

The inductance per length of the signal line (L_L) is:

$$L_L = 0.085 Z_0 \sqrt{\epsilon_r} \text{ [nH/inch]}$$

This is the self inductance of the signal line, minus the mutual inductance of the return current in the reference plane.

For example, the inductance per length of a transmission line with characteristic impedance of 50 ohms in an FR4 printed circuit board is 9.6 nH/inch. The capacitance per length is 3.8 pF/inch. In the equivalent circuit of a lossless transmission line, the series inductance per length is 9.6 nH/inch, and the shunt capacitance to ground is 3.8 pF/inch.

In the notation of the U Element, for an ELEV=2 (RCLK equivalent model) and a PLEV=1 (microstrip cross section), the parameters to model this lossless transmission line are

$$C11 = 3.8 \text{ pF/inch}, L11 = 9.6 \text{ nH/inch}$$

The LLEV=0 parameter simplifies the inductance problem by automatically calculating the inductance of the line, as the difference between the self inductance of the line and the mutual inductance of the return signal path.

In many texts, the term L11 is generically used as the self inductance. LLEV=1 assumes a circuit ground point, separate from the reference plane of the transmission line. Thus the LLEV=1 option includes an approximation to the self inductance of both the signal conductor and the reference plane, while LLEV=0 assumes a reference plane return current.

Crosstalk in Transmission Lines

When there are adjacent transmission lines, for instance line 2 and line 3, the coupling capacitance and inductance between them and the quiet line, line 1, lead to crosstalk.

In the notation of the Avant! transmission line models, the voltage per length on transmission line 1, V_1 , including the mutual inductance to lines 2 and 3 is:

$$V_1 = L11 \frac{dI_1}{dt} + L12 \frac{dI_2}{dt} + L13 \frac{dI_3}{dt}$$

LLEV=0 simplifies the inductance analysis by automatically including the effects of the return current path. The first inductance term (L11) is the inductance per length of the transmission line (1) including the self inductance of the line and the mutual inductance of the return ground path.

The second term, the coupling inductance of the second transmission line (L12), includes the mutual inductance of the second signal line and the mutual inductance of the return current path of the second line. Because these two currents are in opposite directions, the mutual inductance of the pair is much less than the mutual inductance of just the second signal trace alone.


The third term (LL13) includes the mutual inductance of the signal path in the third transmission line and the mutual inductance of its return path through the reference plane.

The coupling inductances (L12 and L13) include the mutual inductances of the adjacent signal lines and their associated return paths. They are more than the mutual inductance of the adjacent traces. This is equivalent to the operational inductances that you can measure with a voltmeter and a dI/dt source.

Risetime, Bandwidth, and Clock Frequency

In the time domain, a clock waveform can be described in terms of its period (T_{clock}), its frequency (F_{clock}), and a risetime (τ_{edge}). Figure A-46 illustrates these features.

Figure A-46: Clock Waveform



The risetime is typically defined by the time between the 10% to 90% points.

To describe this waveform in terms of sine wave components, the highest sine wave frequency required (the bandwidth, BW) depends on the risetime. As the bandwidth increases and higher sine wave frequency components are introduced, the risetime of the reconstructed waveform decreases. The bandwidth of a waveform is determined by the fastest risetime it contains. The risetime and bandwidth are related by:

$$BW = \frac{0.35}{\tau_{\text{edge}}} \text{ or } \tau_{\text{edge}} = \frac{0.35}{BW}$$

The risetime of a clock waveform and the clock period are only indirectly related. The risetime of a system is determined by the output driver response and the characteristics of the packaging and interconnect. In general, the risetime is made as long as possible without degrading the clock period.

Without specific information about a system, it is difficult to know precisely what the risetime is, given just the clock frequency or period. In a fast system such as an oscillator with only one gate, the period might be two times the risetime:

$$T_{\text{period}} \approx 2\tau_{\text{edge}}$$

For a complex system such as a microprocessor board, the period might be 15 times as long as the risetime:

$$T_{\text{period}} \approx 15\tau_{\text{edge}}$$

In each case, the bandwidth is always related to the risetime by the first expression in this section, and the clock frequency and clock period are always related by:

$$F_{\text{clock}} = \frac{1}{T_{\text{clock}}}$$

The example of the microprocessor would give the worst case of the shortest risetime for a given clock period. Combining these expressions shows the relationship between clock frequency and bandwidth:

$$F_{\text{clock}} = \frac{1}{T_{\text{clock}}} = \frac{1}{15\tau_{\text{edge}}} = \frac{\text{BW}}{15 \cdot 0.35} \approx \frac{1}{5}\text{BW} \text{ or } \text{BW} \approx 5F_{\text{clock}}$$

In general, the highest sine wave frequency component contained in a clock waveform is five times the clock frequency. The important assumption is that there are about 15 risetimes in one period. If the risetime is actually faster than this assumption, the bandwidth is higher. To provide a safety margin, a package or interconnect is characterized or simulated at a bandwidth of about 10 to 20 times the clock frequency, which corresponds to roughly two to four times the bandwidth of the signal.

Definitions of Transmission Line Terms

Table A-10: Transmission Line Terms (Sheet 1 of 3)

F_{clock}	Clock frequency in units of frequency such as Hz
T_{clock}	Clock period in units of time such as secs or ns
t_{edge}	Rise or fall time in units of time such as sec or ns
BW	Bandwidth in units of frequency such as Hz or MHz
F	A repetitive frequency in units of Hz or MHz

Table A-10: Transmission Line Terms (Sheet 2 of 3)

f	A sine wave frequency in units of Hz or MHz
ω	An angular frequency in units of radians/sec
t	Time or a conductor thickness, units of sec or length
$V(t)$	Instantaneous voltage in units of volts
$I(t)$	Instantaneous current in units of amps or mA
$Z(t)$	Instantaneous impedance in units of ohms
$Z(\omega)$	Frequency domain, complex impedance in units of ohms
C	Capacitance in units of Farads or microFarads
R	Resistance in units of ohms
L	Inductance in units of Henrys or nanoHenries
v	Speed of light in the medium in units of length/time
d	A length in units such as inches
TD	Time delay in units of time such as sec or nsec
C_L	Capacitance per length in units such as pF/inch
L_L	Inductance per length in units such as nH/inch
R_L	Resistance per length in units such as ohms/inch
ϵ_r	Relative dielectric constant, ϵ/ϵ_0 , dimensionless
r	Reflection coefficient, dimensionless
DZ	A small change in characteristic impedance
G_L	Conductance per length units of Mhos (Siemens)/length
$\tan(\delta)$	Dissipation factor of a material, dimensionless
d	Skin depth of a conductor, units of length such as meter

Table A-10: Transmission Line Terms (Sheet 3 of 3)

ρ	Resistivity of a conductor, units of ohm-length
μ_0	Permeability of free space = $4 \pi \times 10^{-7}$ Henry/meter
α	Attenuation per length, units of dB/len or nepers/len
w	A conductor width
n	Number of squares in a planar conductor, dimensionless
R_{sq}	Sheet resistance of a planar conductor, units: ohms/sq
ϵ_0	Permittivity of free space=0.225 pF/inch=0.0885 pF/cm
ϵ_{eff}	Effective dielectric constant due to mixed dielectrics
h	A dielectric thickness in units of length such as mils
R	Resistance in ohms

Relationships and Rules of Thumb

Time and Frequency Relationships

$$F_{\text{clock}} = \frac{1}{T_{\text{clock}}}$$

$$BW = \frac{0.35}{\tau_{\text{edge}}} \text{ or } \tau_{\text{edge}} = \frac{0.35}{BW}$$

$$T_{\text{period}} \approx 15\tau_{\text{edge}}$$

$$F_{\text{clock}} \approx \frac{1}{5}BW \text{ or } BW \approx 5F_{\text{clock}}$$

Transmission Line Effects

Transmission line analysis recommended for:

$$BW > \frac{v}{10d} = \frac{1}{10 \cdot TD}$$

$$\tau_{\text{edge}} < \frac{5d}{v} = 5 \cdot TD$$

On FR4 material,

$$BW > \frac{600}{d} \quad [BW \text{ in MHz, } d \text{ in inches}]$$

$$F_{\text{clock}} > \frac{120}{d} \quad [F_{\text{clock}} \text{ in MHz, } d \text{ in inches}]$$

$$\tau_{\text{edge}} < \frac{d}{7.5} \quad \tau_{\text{edge}} \text{ [in ns, } d \text{ in inches]}$$

Intrinsic Properties

$$Z_0 = \frac{1}{vC_L} = \sqrt{\frac{L_L}{C_L}} \quad [C_L \text{ is in pF/inch}]$$

$$v = \frac{1}{\sqrt{L_L C_L}}$$

$$C_L = \frac{1}{vZ_0} = \frac{\sqrt{\epsilon_r}}{cZ_0} = \frac{85}{Z_0} \sqrt{\epsilon_r} \quad [\text{pF/inch}]$$

$$L_L = \frac{1}{C_L v^2} = \frac{7.3\epsilon_r}{C_L} \quad [L_L \text{ in nH/inch, } C_L \text{ in pF/inch}]$$

Typical polymers

$$TD = \frac{d}{6} \quad [TD \text{ in ns, } d \text{ in inches}]$$

$$C_L = \frac{170}{Z_0} \quad [\text{pF/inch}]$$

$$L_L = 0.172Z_0 \quad [\text{nH/inch}]$$

50 ohm lines

$$C_L = 1.7\sqrt{\epsilon_r} \quad [\text{pF/inch} = 3.4 \text{ pF/inch (typical polymer)}]$$

$$L_L = 4.3\sqrt{\epsilon_r} \quad [\text{nH/inch} = 8.6 \text{ nH/inch (typical polymer)}]$$

Transmission line of length d

$$C = C_L d = \frac{TD}{Z_0}$$

$$L = L_L d = Z_0 TD$$

Reflections

Reflection coefficient from Z_1 to Z_2 :

$$r = \frac{Z_2 - Z_1}{Z_2 + Z_1}$$

Reflection from a ΔZ , of short length with time delay, TD, $\tau_{\text{edge}} > TD$:

$$r = \frac{\Delta Z}{2Z_0} \left(\frac{TD}{\tau_{\text{edge}}} \right)$$

Reflection from a series lumped L surrounded by a transmission line:

$$r = \frac{L}{2Z_0 \tau_{\text{edge}}}$$

Reflection from a lumped C load to ground, on a transmission line:

$$r = \frac{CZ_0}{2\tau_{\text{edge}}}$$

Loss and Attenuation

Skin depth of a conductor:

$$\delta = \sqrt{\frac{\rho}{\pi\mu_0 f}} = 500 \cdot \sqrt{\frac{\rho}{f}}$$

δ [in meters, ρ in ohm-meter, f in Hz: in copper, at $f = 1\text{e}+9$ and $\rho = 1.7\text{e}-8$ ohm-meter, $\delta = 2.0\text{e}-6$]

Low loss approximation for attenuation per length:

$$\alpha = \frac{1}{2} \left(\frac{R_L}{Z_0} + G_L Z_0 \right) \quad [\text{nepers/length}]$$

$$\alpha = 4.34 \left(\frac{R_L}{Z_0} + G_L Z_0 \right) \quad [\text{dB/length}]$$

Attenuation per length due to just dielectric loss:

$$\alpha = 2.3f \tan(\delta) \sqrt{\epsilon_r} \quad [\text{dB/inch, } f \text{ in GHz}]$$

$$\alpha \approx 0.05 \quad [\text{dB/inch for FR4 at 1 GHz}]$$

Attenuation per length due to metal, $t < \delta$:

$$\alpha = 43.4 \frac{\rho}{twZ_0} \quad [\text{dB/inch, with } \rho \text{ in ohm-meter, } t \text{ in microns, } w \text{ in mils}]$$

For 1 ounce copper microstrip, 5 mils wide, 50 ohm:

$$\alpha = 0.01 \quad [\text{dB/inch}]$$

Attenuation per length due to metal, 50 ohm line, skin depth limited, $t > \delta$:

$$\alpha = 0.55 \frac{\sqrt{\rho f}}{w} \quad [\text{dB/inch, with } \rho \text{ in ohm-meter, } w \text{ in mils, } f \text{ in GHz}]$$

For 1 ounce copper microstrip, 5 mils wide, 50 ohm, at 1 GHz:

$$\alpha = 0.15 \quad [\text{dB/inch}]$$

Physical Design Quantities

For a planar interconnect:

Sheet resistance:

$$R_{sq} = \frac{\rho}{t} \quad [\text{ohm/sq}]$$

Number of squares:

$$n = \frac{d}{w}$$

Resistance:

$$R_L = n \cdot R_{sq} \quad [\text{ohm/inch, } R_{sq} \text{ in ohm/sq}]$$

Resistance per length:

$$R_L = 10 \frac{\rho}{tw} \quad [\text{ohm/inch, } \rho \text{ in ohm-meter, } t \text{ in microns, } w \text{ in mils}]$$

Parallel plate, no fringe fields:

$$C_L = 0.225 \epsilon_r \left(\frac{w}{h} \right) \quad [\text{pF/inch}]$$

Microstrip capacitance per length good to ~20%:

$$C_L = 0.45 \epsilon_r \left(\frac{w}{h} \right) \quad [\text{pF/inch}]$$

Microstrip capacitance per length, good to ~5%:

$$C_L = \frac{1.41 \epsilon_{\text{eff}}}{\ln\left(\frac{8h}{w} + \frac{w}{4h}\right)}$$

$$\epsilon_{\text{eff}} = \left(\frac{\epsilon_r + 1}{2}\right) + \left(\frac{\epsilon_r - 1}{2}\right) \left(1 + \frac{10h}{w}\right)^{-\frac{1}{2}}$$

Stripline capacitance per length good to ~20%:

$$C_L = 0.675 \epsilon_r \left(\frac{w}{h}\right) \text{ [pF/inch]}$$

Stripline capacitance per length, good to ~5%:

$$C_L = \frac{0.9 \epsilon_r}{\ln\left(1 + \frac{2h}{w}\right)} \text{ [pF/inch]}$$

Inductance per length of one wire in a pair of two parallel wires:

(r = radius, s = center to center spacing, $s \gg r$)

$$L_L = 5 \ln\left(\frac{s}{r}\right) \text{ [nH/inch]}$$

Inductance per length for a circular loop:

$$L_L = 26 \text{ [nH/inch of perimeter]}$$

Inductance per length of controlled impedance line, when the return line is a reference plane:

$$L_L = 0.086 Z_0 \sqrt{\epsilon_r} = \frac{7.3 \epsilon_r}{C_L} \text{ [nH/inch with } C_L \text{ in pF/inch]}$$

Conductance per length:

$$G_L = \omega \tan(\delta) C_L$$

Attenuation in Transmission Lines

The T Element, common to most Berkeley-compatible SPICE tools, uses the lossless model for a transmission line. This model adequately simulates the dominant effects related to transmission behavior: the initial driver loading due to a resistive impedance, reflections from characteristic impedance changes, reflections introduced by stubs and branches, a time delay for the propagation of the signal from one end to the other and the reflections from a variety of linear and nonlinear termination schemes.

In systems with risetimes are on the order of 1 ns, transmission line effects dominate interconnect performance.

In some high-speed applications, the series resistance seriously effects signal strength and should be taken into account for a realistic simulation.

The first-order contribution from series resistance is an attenuation of the waveform. This attenuation decreases the amplitude and the bandwidth of the propagating signal. As a positive result, reflection noise decreases, so that a lossless simulation is a worst case. As a negative result, the effective propagation delay is longer because the risetimes are longer. A lossless simulation shows a shorter interconnect related delay than a lossy simulation.

The second-order effects introduced by series resistance are a frequency dependence to the characteristic impedance and a frequency dependence to the speed of propagation, often called dispersion. Both the first order and second order effects of series resistance generic to lossy transmission lines are simulated using the U model.

The Physical Basis of Loss

The origin of loss is the series resistance of the conductors and the dielectric loss of the insulation. Conductor resistance is considered in two parts, the DC resistance and the resistance when skin depth plays a role. The dielectric loss of the insulation, at low frequency, is described by the material conductivity (σ) (SIG in the Avant! U model), and at high frequency, by the dissipation factor, $\tan(\delta)$. These material effects contribute a shunt conductance to ground (G).

In a planar interconnect such as a microstrip or stripline, the resistance per length of the conductor R_L is

$$R_L = \frac{\rho}{wt}$$

ρ = bulk resistivity of the conductor
 w = the line width of the conductor
 t = thickness of the conductor

Example 1: FR4, 5 mil wide line, half ounce copper:

$$R_L = 0.24 \text{ ohm/inch}$$

Example 2: Cofired ceramic, 4 mil wide, 0.75 mils thick Tungsten:

$$R_L = 2.7 \text{ ohm/inch}$$

Example 3: Thin film copper, 1 mil wide, 5 microns thick:

$$R_L = 3.6 \text{ ohm/inch}$$

Skin Depth

At high frequency, the component of the electric field along the conductor, which drives the current flow, does not fully penetrate the conductor depth. Rather, its amplitude falls off exponentially. This exponential decay length is the *skin depth* (δ). When the signal is a sine wave, the skin depth depends on the conductor's resistivity (ρ), and the sine wave frequency of the current (f):

$$\delta = \sqrt{\frac{\rho}{\pi\mu_0 f}} = 500 \cdot \sqrt{\frac{\rho}{f}} \quad \delta \text{ [in meters, } \rho \text{ in ohm}\cdot\text{meter, } f \text{ in Hz]}$$

A real signal has most of its energy at a frequency of $1/t_{\text{period}}$, where t_{period} is the average period. Because most of the loss occurs at this frequency, as a first approximation \gg should be used to compute the skin depth. In practice, as mentioned previously, approximating t_{period} by $15(\tau_{\text{edge}})$ works well. With a 1 ns rise time, the skin depth of copper is 8 microns, assuming $15(\tau_{\text{edge}})$ is used for $1/f_{\text{skin}}$. For half ounce copper, where the physical thickness is 15 microns, the skin depth thickness should be used in place of the conductor thickness to estimate the high frequency effects.

For thin film substrates with a physical thickness of the order of 5 microns or less, the effects of skin depth can, to the first order, be ignored. In cofired ceramic substrates, the skin depth for 1 ns edges with tungsten paste conductors is 27.6 microns. This is also comparable to the 19 micron physical thickness, and to the first order, the effects of skin depth can be ignored. At shorter rise times than 1 ns, skin depth plays an increasingly significant role.

Dielectric Loss

Two separate physical mechanisms contribute to conductivity in dielectrics, which results in loss: DC conduction and high frequency dipole relaxation. As illustrated in the following section, the effects from dielectric loss are in general negligible. For most practical applications, the dielectric loss from the DC conductivity and the high frequency dissipation factor can be ignored.

To be cautious, estimate the magnitude of the conductance of the dielectric and verify that, for a particular situation, it is not a significant issue. Exercise care in using these material effects in general application.

The bulk conductivity of insulators used in interconnects (σ), typically specified as between 10^{-12} and 10^{-16} siemens/cm, is often an upper limit, rather than a true value. It is also very temperature and humidity sensitive. The shunt conductance per length (G_L) depends on the geometrical features of the conductors in the same way as the capacitance per length (C_L). It can be written as:

$$G_L = \sigma \frac{C_L}{\epsilon_0 \epsilon_r}$$

At high frequencies, typically over 1 MHz, dipole relaxations begin to dominate the conduction current and cause it to be frequency dependent. This effect is described by the dissipation factor of a material, which ranges from 0.03 for epoxies down to 0.003 for polyimides and less than 0.0005 for ceramics and Teflon. The effective conductivity of a dielectric material at high frequency is:

$$\sigma = 2\pi f \epsilon_0 \epsilon_r \tan(\delta)$$

The shunt conductance per length of an interconnect, when dipole relaxation dominates, is:


$$G_L = 2\pi f \tan(\delta) C_L$$

As a worst case, the frequency corresponding to the bandwidth of the signal can be used to estimate the high frequency conductivity of the material.

The Lossy Transmission Line Model


In the lossless transmission line model, only the distributed capacitance (C) and inductance (L) of the interconnect is considered:

Figure A-47: Lossless Transmission Line Model



In the lossy transmission line model, the series resistance and dielectric conductance are introduced into the equivalent circuit model:

Figure A-48: Lossy Transmission Line Model



These four circuit elements, normalized per unit length, can be used to describe all the high frequency properties of a transmission line. When the equivalent circuit equation is solved in the frequency domain, the characteristic impedance is modified to:

$$Z_0 = \sqrt{\frac{R_L + j\omega L_L}{G_L + j\omega C_L}}$$

and the propagation phase term, γ , is:

$$\gamma = \alpha + j\beta = \sqrt{(R_L + j\omega L_L)(G_L + j\omega C_L)}$$

In the propagation phase term, β is related to the phase velocity by:

$$v = \frac{\omega}{\beta}$$

To first order, when $R_L \ll \omega L_L$ and $G_L \ll \omega C_L$, the characteristic impedance and phase velocity (v) are unchanged from their lossless values. However, a new term, the attenuation per length (α) is introduced.

The attenuation per length is approximately:

$$\alpha = \frac{1}{2} \left(\frac{R_L}{Z_0} + G_L Z_0 \right) \quad [\text{nepers/length}]$$

$$\alpha = 4.34 \left(\frac{R_L}{Z_0} + G_L Z_0 \right) \quad [\text{dB/length}]$$

The total attenuation (αd) determines the fraction of the signal amplitude that remains after propagating the distance (d). When α has the units of dB/length, the fraction of signal remaining is:

$$10^{\left(\frac{-\alpha d}{20}\right)}$$

It is useful to keep in mind that a 2 dB attenuation in a signal corresponds to a final amplitude of 80% of the original and 6 dB attenuation corresponds to a final amplitude of 50% of the original. Attenuation on the order of 6 dB significantly changes the signal integrity.

Attenuation Due to Conductor Resistance

In the typical case of a 50 ohm transmission line, the attenuation per length due to just the series resistance is

$$\alpha = 0.09 R_L \quad [\text{dB/length}]$$

When the resistance per length is of the order of 0.2 ohm/inch or less, as is the case in typical printed circuit boards, the attenuation per length is about 0.02 dB/inch. Typical interconnect lengths of 10 inches yields only 0.2 dB, which would leave about 98% of the signal remaining. Using the lossless T Element to approximate most applications provides a good approximation.

However, in fine line substrates, as the examples in the previous section illustrated, the resistance per length can be on the order of 2 ohms/inch. In such a case, the attenuation is on the order of 0.2 dB/inch. So a 10 inch interconnect line then has an attenuation on the order of 2 dB, which would leave only about 80% of the signal. This is large enough that its effects should be included in a simulation.

Attenuation Due to the Dielectric

When the dielectric completely surrounds the conductors, the attenuation due to just the conductance per length of the dielectric is:

$$\alpha_{\text{dielectric}} = 2.3f \tan(\delta) \sqrt{\epsilon_{\text{eff}}} \quad [\text{dB/inch, } f \text{ in GHz}]$$

The worst case and highest attenuation per length is exhibited by FR4 boards, with $\tan(\delta)$ of the order of 0.02 and a dielectric constant of 5. The attenuation at 1 GHz is about 0.1 dB/inch. For an interconnect 10 inches long, this is 1 dB of attenuation, which would leave about 90% of the signal remaining, comparable to the attenuation offered by a conductor with 1 ohm/inch resistance.

When the resistance per length is larger than 1 ohm/inch— for example in cofired ceramic and thin film substrates, and the dissipation factor is less than 0.005, the attenuation from the conductor losses can be on the order of 10 times greater than dielectric loss. In these applications, the dielectric losses can be ignored.

Integrating Attenuation Effects

All of the first-order effects of attenuation are automatically simulated with the U Element.

With ELEV=1, the inputs can be the cross sectional geometry and the material properties of the conductor, bulk resistivity (RHO), the relative dielectric constant of the insulation (KD), and the conductivity of the dielectric (SIG). From these features, the equivalent capacitance per length, inductance per length, series resistance per length, and conductance per length are calculated during simulation.

With ELEV=2, the equivalent capacitance per length, inductance per length, series resistance per length, and conductance per length are input directly using estimates, measurements or third-party modeling tools.

Simulation automatically generates a model for the specified net, composed of a series of lumped elements that resembles the model for a lossy transmission line. The parameter WLUMPS controls the number of lumped elements included per wavelength, based on the estimated rise time of signals in the simulation.

The attenuation effects previously described are a natural consequence of this model. The U Element allows realistic simulations of lossy transmission lines in both the AC and the transient domain.

References

Handbook of Electronics Calculations for Engineers and Technicians, McGraw Hill, pages 18-29, 18-23.



Appendix B

Finding Device Libraries

For libraries with multiple models of a specific element, you need to be able to automatically find the proper model for each transistor size. Use the automatic model selector in Star-Hspice or Star-Sim (or in their XT versions) to accomplish this.

This chapter describes how to use the model selector, then provides listings of device libraries that you can use.

The following topics are covered in this chapter:

- [Selecting Models Automatically](#)
- [Examining the Library Listings](#)

Selecting Models Automatically

The model selector uses the following criteria:

$$L_{MIN} + XLREF \leq L + XL < L_{MAX} + XLREF$$

$$W_{MIN} + XWREF \leq W + XW < W_{MAX} + XWREF$$

(If XLREF is not specified, XLREF is set to XL. If XWREF is not specified, XWREF is set to XW.)


The model selector syntax is based on a common model root name, with a unique extension for each model.

Note: The preceding does not apply to JFETs.

The following is an example of HSPICE syntax for models:

```
M1 drain gate source bulk NJ W=2u L=1u
.MODEL NJ4 NJF WMIN=1.5u WMAX=3u LMIN=.8u LMAX=2u
.MODEL NJ5 NJF WMIN=1.5u WMAX=3u LMIN=2u LMAX=6u
```

[Figure B-1](#) illustrates the model selection method.

Figure B-1: Automatic Model Selector Method

For this example, there are several pch.x models, with varying drawn channel lengths and widths, in the model library. (The model root name is pch and the extensions are 1, 2, ..., 6). The NJ4 instance of the NJ Element ($W=2\text{ }\mu$, $L=1\text{ }\mu$) requires a model for which $1.5\text{ }\mu \leq \text{channel width} \leq 3\text{ }\mu$, and $0.8\text{ }\mu \leq \text{channel length} \leq 2\text{ }\mu$. The automatic model selector chooses the pch.4 model since that model satisfies these requirements. Similarly, the NJ5 transistor requires a model with $1.5\text{ }\mu \leq \text{channel width} \leq 3\text{ }\mu$, and $2\text{ }\mu \leq \text{channel length} \leq 6\text{ }\mu$. The pch.5 model satisfies these requirements. If a device size is out of range for all the models that exist, an error message is issued.

If a model within a sub-circuit cannot be found, the automatic model selector searches the top level. If the automatic model selector fails to find a model, simulation terminates.

The following combination of conditions causes the automatic model selector to fail and terminates simulation:

1. In the element statement, a model name is used which contains a period (.).
2. The model library was not designed for use with the automatic model selector.
3. Either a multisweep specification or a .TEMP temperature analysis statement is included in the simulation input.

The following example illustrates how a period in a model name can cause automatic model selection problems.

Case 1

```
M1 d g s b N.CHN W=10u L=5u          * Element statement
.MODEL N.CHN LMIN=1u LMAX=4u WMIN=2u WMAX=100u  * .MODEL statement
```

Case 2

```
.TEMP 25
.M1 d g s b N.CHN W=10u L=5u          * Element statement
.MODEL N.CHN LMIN=1u LMAX=4u WMIN=2u WMAX=100u  * .MODEL statement
```

In Case 1, since there is no multisweep or temperature analysis specified, the model selector feature is not invoked, so the N.CHN model is used with no problems.

In Case 2, however, the presence of the .TEMP statement invokes the model selector feature. The model selector tries to find a model named N.*nnn* that fits within the length and width ranges given in the element statement. Because the length given in the element statement (5 μm) is not within the 1 to 4 μm range specified in the .MODEL statement, the model selector cannot find a model that matches the element statement, and simulation issues a “device ‘N’ not found” error message.

Examining the Library Listings

The names of models that Avant! provides for its Star-Hspice and Star-Sim simulators are listed in the following sections. Each type of model is stored in a directory that has a name indicating the type of models it contains, such as *dio* for diodes and *bjt* for bipolar junction transistors. The path to the directory is shown for each model type. This path can be specified in a .OPTION SEARCH statement, such as:

```
.OPTION SEARCH '$installdir/96/parts/dio'
```

where *\$installdir* is the environment variable set to the path to the software installation directory and 96 is the HSPICE release number. All model directories are under the *parts* directory.

Analog Device Models

Search path: *\$installdir/parts/ad*

Table B-11: Analog Model Names (Sheet 1 of 4)

AD581	AD581J	AD581K	AD581L	AD581S
AD581T	AD581U	AD584	AD584J	AD584K
AD584L	AD584S	AD584T	AD587	AD587J
AD587K	AD587L	AD587S	AD587T	AD587U
AD600	AD600J	AD602	AD602J	AD620
AD620A	AD620B	AD620S	AD624	AD624A
AD624B	AD624C	AD624S	AD630	AD630A
AD630B	AD630J	AD630K	AD630S	AD633
AD633J	AD645	AD645A	AD645B	AD645J
AD645K	AD645S	AD704	AD704A	AD704B
AD704J	AD704K	AD704T	AD705	AD705A
AD705B	AD705J	AD705K	AD705T	AD706
AD706A	AD706B	AD706J	AD706K	AD706T

Table B-11: Analog Model Names (Sheet 2 of 4)

AD711	AD711A	AD711B	AD711C	AD711J
AD711K	AD711S	AD711T	AD712	AD712A
AD712B	AD712C	AD712J	AD712K	AD712S
AD712T	AD713	AD713A	AD713B	AD713J
AD713K	AD713S	AD713T	AD734	AD734A
AD734B	AD734S	AD743	AD743A	AD743B
AD743J	AD743K	AD743S	AD744	AD744A
AD744B	AD744C	AD744J	AD744K	AD744S
AD744T	AD745	AD745A	AD745B	AD745J
AD745K	AD745S	AD746	AD746A	AD746B
AD746J	AD746S	AD780	AD780A	AD780B
AD780S	AD797	AD797A	AD797B	AD797S
AD810	AD810A	AD810S	AD811	AD812
AD812A	AD813	AD813A	AD817	AD817A
AD818	AD818A	AD820	AD826	AD826A
AD828	AD828A	AD829	AD829A	AD829J
AD829S	AD830	AD830A	AD830J	AD830S
AD840	AD840J	AD840K	AD840S	AD843
AD843A	AD843B	AD843J	AD843K	AD843S
AD844	AD844A	AD844B	AD844S	AD845
AD845A	AD845B	AD845J	AD845K	AD845S
AD846	AD846A	AD846B	AD846S	AD847
AD847A	AD847J	AD847S	AD848	AD848A
AD848J	AD848S	AD9617	AD9618	AD9621
AD9622	AD9623	AD9624	AD9630	ADG411
ADG411B	ADG411T	ADG412	ADG412B	ADG412T
ADG413	ADG413B	ADG413T	AMP01	AMP02
BUF04	MAT02	MAT03	MAT04	MLT04

Table B-11: Analog Model Names (Sheet 3 of 4)

MLT04G	OP160	OP160A	OP160F	OP160G
OP176	OP176G	OP177	OP177A	OP177B
OP177E	OP177F	OP177G	OP20	OP200
OP200A	OP200E	OP200F	OP200G	OP20B
OP20C	OP20F	OP20G	OP20H	OP21
OP213	OP215	OP215A	OP215B	OP215C
OP215E	OP215F	OP215G	OP21A	OP21E
OP21F	OP21G	OP21H	OP220	OP220A
OP220C	OP220E	OP220F	OP220G	OP221
OP221A	OP221B	OP221C	OP221E	OP221G
OP249	OP249A	OP249E	OP249F	OP249G
OP260	OP27	OP275	OP275G	OP27A
OP27B	OP27C	OP27E	OP27F	OP27G
OP282	OP282G	OP283	OP285	OP285G
OP290	OP290A	OP290E	OP290F	OP290G
OP292	OP295	OP297	OP297A	OP297E
OP297F	OP297G	OP37	OP37A	OP37B
OP37C	OP37E	OP37F	OP37G	OP400
OP400A	OP400E	OP400F	OP400G	OP400H
OP41	OP41A	OP41B	OP41E	OP41F
OP41G	OP42	OP420	OP420B	OP420C
OP420F	OP420G	OP420H	OP421	OP421B
OP421C	OP421F	OP421G	OP421H	OP42A
OP42E	OP42F	OP42G	OP43	OP43A
OP43B	OP43E	OP43F	OP43G	OP44
OP467	OP467G	OP470	OP482	OP482G
OP490	OP490A	OP490E	OP490F	OP490G
OP492	OP497	OP497A	OP497B	OP497C

Table B-11: Analog Model Names (Sheet 4 of 4)

OP497F	OP497G	OP61	OP64	OP77
OP77A	OP77B	OP77E	OP77F	OP77G
OP80	OP80B	OP80E	OP80F	OP80G
OP90	OP90A	OP90E	OP90F	OP90G
OP97	OP97A	OP97E	OP97F	PM1012
REF01	REF01A	REF01C	REF01E	REF01H
REF02	REF02A	REF02C	REF02D	REF02E
REF02H	REF05	REF05A	REF05B	REF10
REF10A	REF10B	SSM2017	SSM2017P	SSM2131
SSM2210	SSM2220			

Behavioral Device Models

Required element syntax: Xyyyyy in- in+ out vcc vee modelname

- Search path: *\$installdir/parts/behave*
- Optional parameters: vos=value, ibos=value, av=value

Table B-12: Behavioral Model Names

AD4BIT	AD8BIT	ALF155	ALF156	ALF157
ALF255	ALF347	ALF351	ALF353	ALF355
ALF356	ALF357	ALF3741	ALM101A	ALM107
ALM108	ALM108A	ALM111	ALM118	ALM124
ALM124A	ALM139A	ALM1458	ALM1558	ALM158
ALM158A	ALM201A	ALM207	ALM208	ALM208A
ALM224	ALM258	ALM258A	ALM2901	ALM2902
ALM2904	ALM301A	ALM307	ALM308	ALM308A
ALM318	ALM324	ALM3302	ALM339	ALM358
ALM358A	ALM725	ALM741	ALM747	ALM747C
AMC1458	AMC1536	AMC1741	AMC1747	ANE5534P
ANJM4558	ANJM4559	ANJM4560	AOP04	AOP07
AOP14	AOP15B	AOP16B	AT094CNS	ATL071C

Table B-12: Behavioral Model Names (Continued)

ATL072C	ATL074C	ATL081C	ATL082C	ATL084C
ATL092CP	ATL094CN	AUPC1251	AUPC358	GA201
RCFILT	TLINE			

Bipolar Transistor Models

Required element syntax: Xyyyy coll base emit modelname

- Search path: *\$installdir/parts/bjt*
- Optional parameters: betaf=value, tauf=value

Table B-13: Bipolar Transistor Model Names

T2N1132A	T2N2102	T2N2219A	T2N2222	T2N2222A
T2N2369	T2N2369A	T2N2501	T2N2605	T2N2642
T2N2857	T2N2894	T2N2904	T2N2904A	T2N2905
T2N2905A	T2N2906	T2N2907	T2N2907A	T2N2945A
T2N3013	T2N3227	T2N3250	T2N3250A	T2N3251
T2N3251A	T2N3467	T2N3501	T2N3546	T2N3637
T2N3742	T2N3743	T2N3866	T2N3904	T2N3906
T2N3946	T2N3947	T2N3962	T2N4261	T2N4449
T2N5058	T2N5059	T2N5179	T2N6341	T2N6438
T2N706	T2N708	T2N869	T2N869A	T2N918
T2N930	T2SA1015	T2SA950	T2SA965	T2SA970
T2SC1815	T2SC1923	T2SC2120	T2SC2235	T2SC2669
TMPS6595	TNE741	TNE901		

Burr-Brown Devices

Search path: *\$installdir/parts/burr_brn*

Table B-14: Burr-Brown Model Names

INA101	INA101E	INA102	INA102E	INA103
INA103E	INA105	INA105E	INA106	INA106E
INA110	INA110E	INA117	INA117E	INA120
INA120E	ISO120X	ISO121X	OPA101	OPA1013
OPA1013E	OPA101E	OPA102	OPA102E	OPA111
OPA111E	OPA121	OPA121E	OPA128	OPA128E
OPA177	OPA177E	OPA2107	OPA2107E	OPA2111
OPA2111E	OPA2541	OPA2541E	OPA2604	OPA2604E
OPA27	OPA27E	OPA27H	OPA27HE	OPA37
OPA37E	OPA404	OPA404E	OPA445	OPA445E
OPA501	OPA501E	OPA511	OPA511E	OPA512
OPA512E	OPA541	OPA541E	OPA602	OPA602E
OPA603X	OPA606	OPA606E	OPA620	OPA620E
OPA620X	OPA621	OPA621E	OPA621X	OPA627
OPA627E	OPA637	OPA637E	RCV420X	UAF42
UAF42E				

Comlinear Device Models

Search path: *\$installdir/parts/comline*

Table B-15: Comlinear Model Names

CLC109	CLC111	Table B-16: cl c400	CLC401	CLC402
CLC404	CLC406	CLC409	CLC410	CLC414
CLC415	CLC420	CLC425	CLC426	CLC428
CLC430	CLC431	CLC432	CLC501	CLC502
CLC505	CLC520	CLC522	CLC532	

Diode Models

Required element syntax: Xyyyyy anode cathode modelname

- Search path: *\$installdir/parts/dio*
- Optional parameters: isat=value, tt=value

Table B-17: Diode Model Names (Sheet 1 of 3)

D12BG11	D12BH11	D12DG11	D12DH11	D12FG11
D12FH11	D12GG11	D12GH11	D12JG11	D12JH11
D1N3016	D1N3017	D1N3018	D1N3019	D1N3020
D1N3021	D1N3022	D1N3023	D1N3024	D1N3025
D1N3026	D1N3027	D1N3028	D1N3029	D1N3030
D1N3031	D1N3032	D1N3033	D1N3034	D1N3035
D1N3036	D1N3037	D1N3038	D1N3039	D1N3040
D1N3041	D1N3042	D1N3043	D1N3044	D1N3045
D1N3046	D1N3047	D1N3048	D1N3049	D1N3050
D1N3051	D1N3821	D1N3822	D1N3823	D1N3824
D1N3825	D1N3826	D1N3827	D1N3828	D1N3829
D1N3830	D1N4001	D1N4002	D1N4003	D1N4004
D1N4005	D1N4006	D1N4007	D1N4148	D1N4149

Table B-17: Diode Model Names (Sheet 2 of 3)

D1N4150	D1N4370	D1N4371	D1N4372	D1N4446
D1N4447	D1N4448	D1N4449	D1N4728	D1N4729
D1N4730	D1N4731	D1N4732	D1N4733	D1N4734
D1N4735	D1N4736	D1N4737	D1N4738	D1N4739
D1N4740	D1N4741	D1N4742	D1N4743	D1N4744
D1N4745	D1N4746	D1N4747	D1N4748	D1N4749
D1N4750	D1N4751	D1N4752	D1N4753	D1N4754
D1N4755	D1N4756	D1N4757	D1N4758	D1N4759
D1N4760	D1N4761	D1N4762	D1N4763	D1N4764
D1N5221	D1N5222	D1N5223	D1N5224	D1N5225
D1N5226	D1N5227	D1N5228	D1N5229	D1N5230
D1N5231	D1N5232	D1N5233	D1N5234	D1N5235
D1N5236	D1N5237	D1N5238	D1N5239	D1N5240
D1N5241	D1N5242	D1N5243	D1N5244	D1N5245
D1N5246	D1N5247	D1N5248	D1N5249	D1N5250
D1N5251	D1N5252	D1N5253	D1N5254	D1N5255
D1N5256	D1N5257	D1N5258	D1N5259	D1N5260
D1N5261	D1N5262	D1N5263	D1N5264	D1N5265
D1N5266	D1N5267	D1N5268	D1N5269	D1N5270
D1N5271	D1N5272	D1N5333	D1N5334	D1N5335
D1N5336	D1N5337	D1N5338	D1N5339	D1N5340
D1N5341	D1N5342	D1N5343	D1N5344	D1N5345
D1N5346	D1N5347	D1N5348	D1N5349	D1N5350
D1N5351	D1N5352	D1N5353	D1N5354	D1N5355
D1N5356	D1N5357	D1N5358	D1N5359	D1N5360
D1N5361	D1N5362	D1N5363	D1N5364	D1N5365
D1N5366	D1N5367	D1N5368	D1N5369	D1N5370
D1N5371	D1N5372	D1N5373	D1N5374	D1N5375

Table B-17: Diode Model Names (Sheet 3 of 3)

D1N5376	D1N5377	D1N5378	D1N5379	D1N5380
D1N5381	D1N5382	D1N5383	D1N5384	D1N5385
D1N5386	D1N5387	D1N5388	D1N5817	D1N5818
D1N5819	D1N5913	D1N5914	D1N5915	D1N5916
D1N5917	D1N5918	D1N5919	D1N5920	D1N5921
D1N5922	D1N5923	D1N5924	D1N5925	D1N5926
D1N5927	D1N5928	D1N5929	D1N5930	D1N5931
D1N5932	D1N5933	D1N5934	D1N5935	D1N5936
D1N5937	D1N5938	D1N5939	D1N5940	D1N5941
D1N5942	D1N5943	D1N5944	D1N5945	D1N5946
D1N5947	D1N5948	D1N5949	D1N5950	D1N5951
D1N5952	D1N5953	D1N5954	D1N5955	D1N5956
D1N746	D1N747	D1N748	D1N749	D1N750
D1N751	D1N752	D1N753	D1N754	D1N755
D1N756	D1N757	D1N758	D1N759	D1N914
D1N957	D1N958	D1N959	D1N960	D1N961
D1N962	D1N963	D1N964	D1N965	D1N966
D1N967	D1N968	D1N969	D1N970	D1N971
D1N972	D1N973	D1N974	D1N975	D1N976
D1N977	D1N978	D1N979	D1N980	D1N981
D1N982	D1N983	D1N984	D1N985	D1N986
D1S1585	D1S1586	D1S1587	D1S1588	D1SV147
D1SV149	DMBR115P	DMBR120P	DMBR130P	DMBR140P
DSK4A3				

FET Models

Required element syntax: Xyyyy drain gate source modelname

- Search path: *\$installdir/parts/fet*
- Optional parameters: vt = value, betaf = value

Table B-18: FET Model Names

J108	J109	J110	J111	J112
J113	J2N3330	J2N3460	J2N3824	J2N4391
J2N4392	J2N4393	J2N4856	J2N4857	J2N5457
J2N5458	J2N5459	J2N5460	J2N5461	J2N5462
J2N5463	J2N5465	J309	J511	J557
JSJ74	JSK170	M2N6755	M2N6756	M2N6757
M2N6758	M2N6759	M2N6760	M2N6761	M2N6762
M2N6763	M2N6764	M2N6765	M2N6766	M2N6767
M2N6768	M2N6769	M2N6770	M2N6787	M2N6788
M2N6789	M2N6790	M2N6791	M2N6792	M2N6793
M2N6794	M2N6795	M2N6796	M2N6797	M2N6798
M2N6799	M2N6800	M2N6801	M2N6802	MBUZ10
MBUZ20	MBUZ23	MBUZ24	MBUZ32	MBUZ35
MBUZ36	MBUZ42	MBUZ45	MBUZ46	MBUZ60
MBUZ63	MBUZ64	MBUZ71	MBUZ72A	MBUZ74
MBUZ76	MIRF120	MIRF121	MIRF122	MIRF123
MIRF130	MIRF131	MIRF132	MIRF133	MIRF140
MIRF141	MIRF142	MIRF143	MIRF150	MIRF151
MIRF152	MIRF153	MIRF220	MIRF221	MIRF222
MIRF223	MIRF230	MIRF231	MIRF232	MIRF233
MIRF240	MIRF241	MIRF242	MIRF243	MIRF250
MIRF251	MIRF252	MIRF253	MIRF320	MIRF321
MIRF322	MIRF323	MIRF330	MIRF331	MIRF332

Table B-18: FET Model Names (*Continued*)

MIRF333	MIRF340	MIRF341	MIRF342	MIRF343
MIRF350	MIRF351	MIRF352	MIRF353	MIRF420
MIRF421	MIRF422	MIRF423	MIRF430	MIRF431
MIRF432	MIRF433	MIRF440	MIRF441	MIRF442
MIRF443	MIRF450	MIRF451	MIRF452	MIRF453
MIRF510	MIRF511	MIRF512	MIRF513	MIRF520
MIRF521	MIRF522	MIRF523	MIRF530	MIRF531
MIRF532	MIRF533	MIRF540	MIRF541	MIRF542
MIRF543	MIRF610	MIRF611	MIRF612	MIRF613
MIRF620	MIRF621	MIRF622	MIRF623	MIRF630
MIRF631	MIRF632	MIRF633	MIRF640	MIRF641
MIRF642	MIRF643	MIRF710	MIRF711	MIRF712
MIRF713	MIRF720	MIRF721	MIRF722	MIRF723
MIRF730	MIRF731	MIRF732	MIRF733	MIRF740
MIRF741	MIRF742	MIRF743	MIRF810	MIRF811
MIRF812	MIRF813	MIRF820	MIRF821	MIRF822
MIRF823	MIRF830	MIRF831	MIRF832	MIRF833
MIRF840	MIRF841	MIRF842	MIRF843	MIRF9020
MIRFF110	MIRFF111	MIRFF112	MIRFF113	MIRFF120
MIRFF121	MIRFF122	MIRFF123	MIRFF130	MIRFF131
MIRFF132	MIRFF133	MIRFF210	MIRFF211	MIRFF212
MIRFF213	MIRFF220	MIRFF221	MIRFF222	MIRFF223
MIRFF230	MIRFF231	MIRFF232	MIRFF233	MIRFF310
MIRFF311	MIRFF312	MIRFF313	MIRFF320	MIRFF321
MIRFF322	MIRFF323	MIRFF330	MIRFF331	MIRFF332
MIRFF333	MIRFF430	MIRFF431	MIRFF432	MIRFF433

Linear Technology Device Models

Search path: *\$installdir/parts/lin_tech*

Table B-19: Linear Technology Model Names

113090	LF155	LF155A	LF156	LF156A
LF355	LF355A	LF356	LF356A	LF412
LF412A	LM101A	LM107	LM108	LM108A
LM10C	LM118	LM301A	LM307	LM308
LM308A	LM318	LT1001	LT1001A	LT1006
LT1006A	LT1006S8	LT1007	LT1007A	LT1008
LT1012	LT1012A	LT1012D	LT1012S8	LT1013
LT1013A	LT1013D	LT1022	LT1022A	LT1028
LT1028A	LT1037	LT1037A	LT1055	LT1055A
LT1055S8	LT1056	LT1056A	LT1056S8	LT1057
LT1057A	LT1057S	LT1078	LT1078A	LT1097
LT1101	LT1115	LT1122	LT1178	LT1178A
LT118A	LT1220	LTC1049	LTC1050	LTC1050A
LTC1051	LTC1052	LTC1150	OP05	OP05A
OP05C	OP05E	OP07	OP07A	OP07C
OP07E	OP15A	OP15B	OP15C	OP16A
OP16B	OP16C	OP215A	OP215C	OP27A
OP27C	OP37A	OP37C	OP97	

Intel PCI Speedway Models

Search path: *\$installdir/parts/pci*

Table B-20: Intel PCI Speedway Model Names

PCI_II_B	PCI_II_T	PCI_II_W	PCI_IN_W	TRACE
----------	----------	----------	----------	-------

Signetics Device Models

Search path: *\$installdir/parts/signet*

Table B-21: Signetics Model Names

AC109EQ	AC240EQ	AC833OD	AC86EQ	ACTINPUT
CL10X10	CL30X10	DIP14	DIP16	DIP20
DIP24	DIP28	DIP8	DIP80001	SO16
SO20	SO24	SO28	SO8	

Texas Instruments Device Models

Search path: *\$installdir/parts/ti*

Table B-22: TI Model Names

ICL7652	LF347	LF351	LF353	LF411C
LF412C	LM101A	LM107	LM301A	LM307
LM308	LM318	LM324	LM348	LM358
LT1001	LT1008	LT1012	LT1013	LT1028
LT1037	LTC1052	MC1458	MC3403	NE5534
OP-07C	OP-07D	OP-07E	OP-27C	OP-27E
OP-27G	OP-37A	RC4136	RC4558	RC4559
TL022C	TL031	TL032	TL034	TL044C
TL051	TL052	TL054	TL060	TL061
TL062	TL064	TL066	TL070	TL071
TL072	TL074	TL075	TL080	TL081
TL082	TL083	TL084	TL085	TL087
TL088	TL136	TL287	TL288	TL321
TL322	TLC1078	TLC1079	TLC2201	TLC251H
TLC251L	TLC251M	TLC252C	TLC254C	TLC25L2C
TLC25L4C	TLC25M2C	TLC25M4C	TLC2652	TLC2654

Table B-22: TI Model Names (Continued)

ICL7652	LF347	LF351	LF353	LF411C
TLC271H	TLC271L	TLC271M	TLC272	TLC274
TLC277	TLC279	TLC27L2	TLC27L4	TLC27L7
TLC27L9	TLC27M2	TLC27M4	TLC27M7	TLC27M9
TLE2021	TLE2022	TLE2024	TLE2061	TLE2062
TLE2064	TLE2161	UA741	UA747	UA748

Transmission Line Models

Search path: *\$installdir/parts/tline*

Table B-23: Transmission Line Model Names

RCFILT	RG11_U	RG11A_U	RG15_U	RG180B_U
RG188A_U	RG53_U	RG54A_U	RG58A_U	RG58C_U
RG59B_U	RG62_U	RG62B_U	RG71_U	RG71B_U
RG9_U	RG9B_U	TW_SH_U	TW_UN_U	

Xilinx Device Models

Search path: *\$installdir/parts/xilinx*

Table B-24: Xilinx Model Names

FOUTPUT	OUTPUT	XC7236A	XC7272A	XC7336A
XIL_IOB	XIL_IOB4			



Index

A

- A model parameter 2-21
- AB model parameter 3-34
- AC
 - analysis
 - MOSFETs 8-25
 - resistance
 - transmission lines A-20
- accessing customer support vi
- ACM 5-4
 - model parameter 5-4, 8-28
 - MOS diode 8-33, 8-36, 8-39, 8-43
 - parameter 8-9, 8-27
 - equations 5-22
- ALPHA model parameter 2-21
- alternate saturation
 - model parameters
 - LEVELs 6, 7 9-59
- AMD models 8-5, 8-6
- AMI gate capacitance model 8-98
- analog
 - device models B-5
- analysis
 - Monte Carlo 6-58
 - MOSFETs
 - AC 8-25
 - noise 8-26
 - transient 8-24
 - noise 4-61
- area
 - calculation method *See* ACM
 - JFETs and MESFETs
 - equations 5-22–5-24

- units 5-22, 5-24

- AREA capacitor parameter 3-5

ASPEC

- AMI model 8-5
- compatibility 8-3, 8-39, 9-86
- option 8-11

- AT1 model parameter A-36

- ATLEN model parameter A-36

- AURORA user's group vi

- automatic model selection

- failure B-3
 - multisweep or .TEMP effect B-3
 - See also* model selection

- Avant! web site vi

B

- bandwidth A-78

base

- charge equations 4-33
 - collector capacitance 4-37
 - resistance equations 4-34

base-collector

- charge 4-155, 4-157, 4-158
 - depletion charge 4-155
 - diffusion charge 4-156

- base-collector diode 4-150

- base-collector junction 4-5

base-emitter

- capacitance equations 4-35
 - charge 4-152
 - depletion charge 4-152
 - diffusion charge 4-153
 - junction 4-5

- base-emitter diode 4-150
- basic model parameters
 - BJTs 4-6
 - JFETs TOM model 5-46
 - MOSFETs
 - LEVEL 1 9-2
 - LEVEL 13 9-109
 - LEVEL 2 9-8–9-9
 - LEVEL 27 9-137
 - LEVEL 28 9-152
 - LEVEL 3 9-20
 - LEVEL 38 9-163
 - LEVEL 39 9-177
 - LEVEL 40 9-204
 - LEVEL 47 10-2
 - LEVEL 49, 53 10-33
 - LEVEL 5 9-35
 - LEVEL 50 10-58
 - LEVEL 57 10-124
 - LEVEL 58 10-143
 - LEVEL 8 9-90–9-91
 - LEVELs 6, 7 9-53–9-55
- behavioral
 - device models B-8
- Berkeley
 - BSIM3-SOI model 10-121
 - junction model 10-23
 - NonQuasi-Static (NQS) model 10-23
- beta degradation 4-6
- BiCMOS
 - circuits 4-2
 - devices 4-2
- bidirectional circuits, wire RC model 2-2
- BJT Level 10 4-121
 - charges 4-134
 - circuit schematics 4-126
 - current 4-130
 - depletion capacitance 4-140
 - equations 4-129
 - noise equations 4-137
 - operating point 4-128
 - series resistance 4-137, 4-139
 - temperature 4-139, 4-141
 - transistor process parameters 4-121
- BJT Level 9
 - syntax 4-107
- BJTs
 - base
 - charge equations 4-33
 - push-out effects 4-52
 - width modulation model parameters 4-10
 - base-collector
 - depletion capacitance equations 4-37
 - diffusion capacitance equations 4-37
 - base-emitter
 - depletion capacitance equations 4-36
 - diffusion capacitance equations 4-35
 - beta
 - degradation 4-6
 - temperature equations 4-43–4-47
 - capacitance temperature equations 4-48
 - conductance 4-22, 4-23
 - current
 - equations 4-31
 - DC 4-6
 - models
 - equations 4-31
 - parameters 4-6
 - energy gap temperature equations 4-43
 - equations 4-29
 - equivalent circuits 4-21, 4-22
 - excess phase equation 4-40
 - geometric 4-6
 - high current Beta degradation parameters 4-10
 - junction capacitance
 - equations 4-38
 - model parameters 4-11
 - junction capacitor 4-6
 - LEVEL 2
 - model parameters 4-14
 - temperature equations 4-51
 - LEVEL 4, model parameters 4-64–4-68
 - LEVEL 8 HiCUM
 - parameters 4-93
 - LEVEL 8, HiCUM 4-91
 - low current Beta degradation parameters 4-9
 - .MODEL statement 4-3
 - models
 - constants (table) 4-28

- convergence 4-3
 - names 4-4
 - parameters 4-6, 4-64–4-68
 - quasi-saturation 4-52
 - statement 4-4
 - transistor B-9
 - variables (table) 4-26
- noise 4-6
 - equations 4-41
 - model parameters 4-14
 - summary printout 4-42
- npn identifier 4-4
- parasitic capacitance 4-6
- parasitics
 - capacitance model parameters 4-13
 - resistance model parameters 4-11
 - resistor temperature equations 4-50
- pnP identifier 4-4
- quasi-saturation model 4-52
- resistor 4-6
- saturation temperature equations 4-43–4-47
- scaling 4-21
- subcircuits, scaled 4-57
- substrate
 - capacitance equations 4-39, 4-40
 - current equation 4-32
- temperature
 - capacitance equations 4-48
 - compensation equations 4-43
 - effect parameters 4-16
 - parasitic resistor 4-50
 - saturation equations 4-45
- transit time 4-6
 - model parameters 4-13
- variable base resistance equations 4-34
- branch matrix A-33
- breakdown current 4-150
- BSIM model 9-102
 - equations 9-113
 - LEVEL 13 8-5
 - example 9-122
 - VERSION parameter effects 9-112
- BSIM2 model 9-177
 - equations 9-185
 - LEVEL 39 8-6
- VERSION parameter effects 9-192
- BSIM3 model
 - equations 10-11
 - Leff/Weff 10-10
 - LEVEL 47 8-6
 - SOI FD 10-158
- BSIM3 SOI FD
 - parameters 10-160
 - template output 10-169
- BSIM3 Version 2 MOS model 10-2
- BSIM3v3 model
 - MOS 10-19
 - with Star-Hspice 10-32
- BSIM4 model
 - parameters 10-69
- buffer 7-6, 7-48
 - differential pins 7-37
 - ECL
 - input 7-21
 - input/output 7-25
 - output 7-22
 - tristate 7-23
 - IBIS 7-1
 - input 7-6, 7-7
 - example 7-42
 - input/output 7-18
 - open drain 7-20
 - open sink 7-20
 - open source 7-20
 - syntax 7-16
 - open
 - drain 7-20
 - sink 7-20
 - source 7-20
 - output 7-8, 7-10
 - example 7-42
 - scaling strength 7-39
 - tristate 7-12, 7-13
- buffers
 - creating 7-46
 - IBIS 7-48
- bulk
 - charge effect 8-3
 - semiconductor devices 5-2
 - transconductance, MOSFETs 8-24

BULK wire model parameters 2-4
 Burr-Brown devices B-10
 BUS wire RC model 2-2
 BV diode model parameter 3-3
 BYPASS option 8-11, 8-13

C

capacitance

- base collector 4-37
- CAPOP model selector 8-7
- circuit A-33
- control options 8-71
- DCAP 3-4, 4-3
- DCCAP 3-4, 4-3
- diode, Fowler-Nordheim 3-47
- distribution for wire RC model 2-2
- effective 2-11, 2-12
- equations
 - BJTs 4-35, 4-36, 4-37, 4-38
 - depletion 3-25
 - diffusion 3-25
 - diode 3-24
 - metal and poly 3-26
 - MOSFETs 8-48

GMIN 4-3

GMINDC 4-3

input-output ratio 2-2

JFETs 5-6

JFETs and MESFETs 5-6, 5-25–5-30

- CAPOP=2 parameters 5-29

- equations 5-6

- gate to drain 5-5

- source to gate 5-5

junction, internal collector 4-38

matrixes A-50, A-51

model 2-10

- parameters 2-10, 8-28–8-30, 8-72

- selection 8-59

MOSFETs

- AC gate 8-101

- BSIM model 9-117

- diodes 8-48

- equations 8-109

- equations 8-77–8-101

- gate capacitance 8-69

- example 8-66

- length/width 8-101

- models 8-59

- SPICE Meyer 8-77

- Meyer model 8-59, 8-74

- models 8-59

multiconductor A-32

overlap 8-76

parameters 2-10

- BJTs 4-11

- junction 3-11

- Meyer 8-74

- MOSFETs

- Cypress 9-168

- IDS LEVEL 5 9-37

- LEVEL 38 9-168

- LEVEL 49 and 53 10-40

- LEVEL 5 9-37

- LEVEL 57 10-132

parasitic 2-2, 4-13

plotting 8-69

substrate 4-39

temperature 2-13

- equations 2-13

- BJTs 4-48

VBIC99 4-113

wire, equations 2-6

capacitance equations

- TOM3 5-49

capacitor

- BJT 4-6

- DC sweep evaluation 4-35

- device

- equations 2-11

- model 2-10

element 2-10

equation selector option 3-4

equations 5-6

models

- gate 8-59

- list 8-7

- SPICE 5-5

parameters

- junction 4-11

- metal and poly 3-12
 - temperature, equations 2-9
 - transcapacitance 8-61
- CAPL model parameter A-36
- CAPOP model parameter 5-3, 8-7, 8-59, 8-72
 - XPART 8-75
 - XQC 8-75
- cascoding, example 8-57
- CASMOS
 - GEC model 8-5
 - GTE model 8-5
 - Rutherford model 8-5
- CBD model parameter 8-28
- CBS model parameter 8-28
- CDB model parameter 8-29
- CEXT model parameter A-15, A-25, A-27, A-29
- channel length modulation, MOSFETs
 - equations
 - LEVEL 2 9-17
 - LEVEL 3 9-27
 - LEVEL 38 9-173
 - LEVEL 5 9-50
 - LEVEL 6 9-81
 - LEVEL 8 9-99
 - parameters
 - LEVEL 6 9-81
 - LEVEL 8 9-94
- characteristic impedance A-72
- charge
 - base-collector 4-155, 4-157, 4-158
 - base-emitter 4-152
 - substrates 4-158
 - VBIC99 4-113
- charge conservation 8-94
 - capacitance 8-91
- charge stoarge
 - HBT model 4-151
- charges
 - BJT Level 10 4-134
- circuit schematics
 - BJT Level 10 4-126
 - HBT model 4-160
- circuits
 - BiCMOS 4-2
 - BJT 4-21, 4-22
 - design
 - nonplanar and planar technologies 8-15
 - wave processes 8-15
 - ECL 4-2
 - TTL 4-2
- CJ model parameter 8-29
- CJA model parameter 8-29
- CJBR model parameter 3-36
- CJGATE model parameter 8-29
- CJGR model parameter 3-36
- CJP model parameter 8-29
- CJSR model parameter 3-36
- CJSW model parameter 8-29
- CLEN model parameter A-36
- clock
 - frequency A-78
- CMULT model parameter A-15, A-25, A-27, A-29
- coax
 - models A-57
 - See also* transmission lines
- collector current 4-149
- collector diode
 - substartes 4-151
- collector-substrate junction 4-5
- comlinear device models B-11
- component
 - keyword 7-45
- components
 - IBIS 7-44
 - IBIS buffers 7-48
- conductance
 - BJTs 4-22, 4-23
 - diodes 3-16
 - GMIN 3-4
 - GMINDC 3-4
 - JFETs 5-6
 - JFETs and MESFETs 5-6, 5-9
 - MOSFETs 8-24, 8-56
 - multiconductor A-32
 - output, negative, preventing 9-121, 9-192
- control options 5-6
 - ASPEC 8-11
 - BYPASS 8-11

- capacitance 8-71
- convergence 3-4
 - setting 3-3
- convergence
 - BJT model 4-3
 - JFETs and MESFETs 5-6
 - MOSFETs diodes 8-27
 - problems
 - diodes 3-4
- core
 - Jiles-Atherton 2-15
 - ferromagnetic 2-21
 - model parameters 2-18
 - magnetic 2-15
 - element output 2-18
 - model parameters 2-16
 - model parameters 2-18
 - A 2-21
 - ALPHA 2-21
 - MS 2-21
- CORKD model parameter A-16, A-25
- creating
 - buffers 7-46
- crosstalk A-77
- CSB model parameter 8-29
- current
 - BJT Level 10 4-130
 - breakdown 4-150
 - collector 4-149
 - convention
 - BJTs 4-21
 - JFETs 5-7
 - MOSFETs 8-23
 - diodes 3-15
 - epitaxial 4-54
 - HBT model 4-149
- Curtice model 5-3, 5-21, 5-22
- customer support vi
- Cypress model 8-5, 9-161

D

- D_IBIS option 7-52
- D12 model parameter A-29

- Dallas Semiconductor model 8-5
- DC
 - BJT 4-6
 - current 8-47
 - equations
 - BJTs 4-31
 - JFETs and MESFETs 5-31–5-34
 - parameters
 - JFETs
 - LEVEL 1 5-19
 - LEVEL 2 5-19–5-20
 - LEVEL 3 5-21–5-22
 - MOSFETs 8-28
 - LEVEL 57 10-125
- DC equations
 - TOM3 5-48
- DC model
 - JFET Level 8 5-55
- DC operating point
 - BJT Level 10 4-128
- DCAP 3-4, 4-3
 - equation selector 4-3
 - option 3-4
 - JFETs and MESFETs
 - capacitance 5-6
 - models 5-6
 - overriding in BJTs models 4-3
- DCCAP 3-4, 4-3
 - option 3-4, 4-35
 - JFETs and MESFETs capacitance 5-6
- DEFAD option 8-11
- DEFAS option 8-11
- DEFL option 8-11
- DEFNRD option 8-11
- DEFNRS option 8-11
- DEFPD option 8-11
- DEFW option 8-11
- DELAY
 - model parameter A-36
- delays
 - transmission lines A-37
- DELEN model parameter A-36

- depletion
 - capacitance
 - DCAP equation selector 3-4, 4-3, 5-6
 - equations 3-25
 - MOS devices 8-3
- depletion capacitance
 - BJT Level 10 4-140
- depletion charge
 - base-collector 4-155
 - base-emitter 4-152
- device
 - capacitor, equations 2-11
 - inductor, equations 2-19
 - models 2-1
- dielectric
 - constant 2-7
 - thickness, wire model parameters 2-5
- diffusion
 - capacitance equations 3-25
 - layer process parameters, MOSFETs LEVEL 13 9-108
- diffusion charge
 - base-collector 4-156
 - base-emitter 4-153
- diodes
 - barrier 3-1
 - base collector 4-150
 - base emitter 4-150
 - capacitance 3-24
 - calculations 3-4
 - equations 3-24, 8-48
 - depletion capacitance 3-25
 - diffusion capacitance 3-25
 - LEVEL 3 metal 3-26
 - LEVEL 3 poly 3-26
 - temperature 8-109
 - Fowler-Nordheim 3-47
 - collector 4-151
 - conductance 3-16
 - control options 3-3
 - convergence problems 3-4
 - current 3-15
 - DC parameters 5-15
 - equations 3-21–3-31
 - Fowler-Nordheim diodes 3-47
 - equivalent circuits 3-15, 3-15–3-17
 - Fowler-Nordheim 3-2, 3-46
 - equations 3-47
 - junction 3-1
 - DC equations 3-22
 - equations 3-21
 - geometric 3-2
 - model 3-6
 - capacitance parameters (table) 3-11
 - DC parameters (table) 3-8
 - parameters 3-7
 - temperature 3-18
 - parameters 3-18
 - Junction Cap Model 3-32
 - metal model capacitance parameters (table) 3-12
 - models B-11
 - define 3-15
 - levels 3-3
 - noise parameters (table) 3-12
 - regions 3-22
 - statements 3-3
 - using 3-1
 - variables (table) 3-21
 - MOSFETs 8-9
 - capacitance equations 8-48
 - equations 8-47
 - model selector 8-9
 - models 8-9, 8-27
 - resistance temperature 8-114
 - noise equations 3-27
 - nongeometric junction 3-2
 - nonvolatile memory 3-1
 - poly model capacitance parameters (table) 3-12
 - scaling
 - options 3-3
 - parameters 3-13–3-15
- Schottky, barrier 3-1
- series resistance units 3-10
- temperature
 - compensation equations 3-27
 - effects 3-18
 - equations
 - breakdown voltage 3-28
 - contact potential 3-29
 - energy gap 3-27
 - grading coefficient 3-31

- junction capacitance 3-30
- leakage current 3-28
- resistance 3-31
- transit time 3-28
- types 3-2
- Zener 3-1, 3-3
- See also* junction diodes
- DLAT model parameter 8-32
- DLEV model parameter A-13, A-14, A-21, A-24, A-29
- DNB model parameter 8-29
- document conventions iv
- documentation issues iii
- drain current equation, MOSFETs LEVEL 47 10-15
- driver
 - schedule 7-52
- DTA model parameter 3-34
- DW model parameter 8-32

E

- Early voltage 9-5
- ebd
 - IBIS 7-50
- Ebers-Moll model 4-1, 4-5
- ECL
 - circuits 4-2
 - devices 4-2
- effective capacitance
 - calculation 2-11
- effective channel length, MOSFETs
 - equations
 - LEVEL 1 9-6
 - LEVEL 13 9-113
 - LEVEL 28 9-155
 - LEVEL 39 9-188
 - LEVEL 49 10-50, 10-54
 - LEVEL 5 9-40
 - LEVEL 6 9-62
 - LEVEL 8 9-95
 - parameters
 - LEVEL 1 9-3
 - LEVEL 2 9-9–9-10
 - LEVEL 3 9-21, 9-25

- LEVEL 38 9-164
- LEVEL 5 9-36
- LEVEL 8 9-91
- LEVELs 6, 7 9-56–9-57
- effective channel width, MOSFETs
 - equations
 - LEVEL 1 9-6
 - LEVEL 13 9-113
 - LEVEL 2 9-14
 - LEVEL 28 9-155
 - LEVEL 3 9-25
 - LEVEL 39 9-188
 - LEVEL 49 10-50, 10-54
 - LEVEL 5 9-40
 - LEVEL 6 9-62
 - parameters
 - LEVEL 1 9-3
 - LEVEL 2 9-9
 - LEVEL 3 9-21–9-22
 - LEVEL 38 9-164
 - LEVEL 5 9-36
 - LEVEL 8 9-91–9-92, 9-95
- effective mobility
 - MOSFETs, equations
 - LEVEL 28 9-157
 - LEVEL 3 9-27
 - LEVEL 6 9-76
 - LEVEL 8 9-97
 - parameters, LEVEL 6 9-76
- effects
 - VBIC99 4-109
- EFPS option 8-11
- element
 - capacitors 2-10
 - linear inductors 2-14
 - statements 8-4
 - capacitor 2-10
 - linear inductor 2-14
 - templates
 - MOSFETs 10-136, 10-155
 - printout 8-65
- element parameters
 - capacitors 2-10–2-13
 - diodes 3-5
 - AREA 3-13

- M 3-13
 - M 3-14
 - MOSFETs
 - GEO 8-44
 - range limits 10-54
 - scaling 8-12
 - U Elements A-49–A-50
 - element statements
 - BJT 4-21
 - elements
 - templates
 - MOSFET 10-170
 - ELEV model parameter A-7, A-13, A-14
 - Empirical model 9-20
 - equations 9-24
 - example 9-31
 - energy gap temperature equations
 - BJTs 4-43
 - JFETs and MESFETs 5-40
 - MOSFETs 8-109
 - EPFL-EKV MOSFETs model 10-90
 - epitaxial
 - charge 4-54
 - current source 4-54
 - equations
 - ACM parameters 5-22
 - BJT Level 10 4-129
 - BJTs
 - DC models 4-31
 - noise 4-41
 - parasitic resistor temperature 4-50
 - temperature 4-43, 4-45
 - BSIM LEVEL 13 9-113
 - capacitance
 - depletion 3-25
 - diffusion 3-25
 - diode 3-24
 - effective 2-11
 - metal and poly 3-26
 - MOS diode 8-109
 - MOSFETs 8-48
 - overlap 8-76
 - temperature 2-13, 4-48
 - capacitor 5-6
 - device 2-10, 2-11
 - DC
 - JFETs and MESFETs 5-31
 - junction 3-22
 - device
 - capacitor 2-11
 - inductor 2-19
 - diodes
 - capacitance 3-24, 8-48
 - Fowler-Nordheim 3-47
 - junction 3-21
 - MOSFETs 8-47
 - Frohmman-Bentchkowski 9-78
 - HBT model 4-149
 - impact ionization 8-55
 - inductor
 - device 2-14, 2-19
 - temperature 2-19
 - MOSFET models
 - LEVEL 61 10-191
 - LEVEL 62 10-198
 - MOSFETs
 - channel length modulation 8-114
 - diode 8-47
 - resistance 8-114
 - impact ionization 8-55
 - mobility temperature 8-113
 - model parameters 8-53
 - models
 - BSIM2 9-185
 - BSIM3 10-11
 - Leff/Weff 10-10
 - Cypress 9-168
 - Empirical 9-24
 - EPFL-EKV 10-98, 10-114
 - NQS 10-113
 - HP a-Si TFT 9-208
 - IDS
 - LEVEL 5 9-38, 9-45
 - LEVEL 6 9-62, 9-72
 - LEVEL 8 9-95
 - LEVELs 49 and 53 10-54
 - modified BSIM LEVEL 28 9-155
 - quasi-static 10-110
 - Schichman-Hodges 9-5, 9-13
 - noise 8-102
 - surface potential temperature 8-112

- temperature 8-109
 - threshold voltage 8-113
 - voltage 8-52
 - noise 5-35, 8-102
 - BJTs 4-41
 - junction diode 3-27
 - MOSFETs LEVEL 55 10-114
 - Normal Field 9-79
 - resistor
 - device 2-2
 - model 2-5
 - noise 2-8
 - temperature 2-9
 - Star-Hspice ΔL 9-86
 - substrate current 4-32
 - temperature
 - BJTs 4-45
 - parasitic resistor 4-50
 - capacitance 2-13, 4-48
 - compensation 3-27, 4-43
 - energy gap 8-109
 - inductor 2-19
 - JFETs and MESFETs 5-37
 - MOS diode capacitance 8-109
 - MOSFETs 8-109
 - saturation current 8-109
 - variable
 - definitions 3-21
 - names 4-26
 - names and constants 5-11
 - voltage 8-52
 - Wang's 9-84
 - wire
 - capacitance 2-6
 - resistance 2-5
- equivalent
- circuit
 - BJTs 4-22
 - JFETs 5-7, 5-8
 - MESFETs 5-7
 - MOSFETs 8-21, 8-23
 - AC analysis 8-25
 - AC noise analysis 8-26
 - transient analysis 8-24
 - variables and constants 8-21
- errors
- bulk node not specified 2-8
 - messages 7-54
 - negative slope for magnetization level 2-21
 - reference to undefined inductor 2-20
 - timestep control error in transmission lines A-61
- EXA model parameter 8-29
- example
- capacitance, MOSFETs 8-66
 - cascoding 8-57
 - gate capacitance 8-66
 - hysteresis 2-25
 - input buffer 7-42
 - .MODEL CARDS NMOS model 10-55
 - MOSFETs
 - BSIM LEVEL 13 9-122
 - data fitting 9-223
 - Empirical 9-31
 - gate capacitance 8-66
 - IDS LEVEL 5 9-52
 - IDS LEVEL 7 9-67, 9-70
 - output buffer 7-42
 - parameter extraction 2-26
 - PMOS model 10-56
 - transmission line 7-42, A-8
- examples
- HBT model 4-162
 - VBIC99 4-116
- excess phase 4-40
- EXD model parameter 8-29
- EXJ model parameter 8-29
- EXP model parameter 8-29
- EXS model parameter 8-29
- ## F
- FC model parameter 8-29
- ferromagnetic core 2-15
 - model 2-21
- field effect transistor 8-16
 - geometry 8-16
 - models B-14
 - See also* MOSFETs, JFETs

- file
 - keyword 7-45
- filing a documentation bug iii
- flicker noise 8-102
- Fluke-Mosaid model 8-5
- Fowler-Nordheim diodes 3-2, 3-5
 - capacitances 3-47
 - equations 3-47
 - model parameters 3-46
 - using 3-46
- FR1 model parameter A-36
- frequency
 - low model parameters 4-5
- Frohmman-Bentchkowski equations 9-78

G

- gate
 - capacitance 8-98
 - AMI 8-98
 - charge sharing coefficient 8-75
 - equations, JFETs and MESFETs 5-25–5-30
 - length/width 8-101
 - model (CAPOP=39) 9-193
 - modeling 9-222
 - MOSFETs
 - example 8-66
 - LEVEL 39 9-191, 9-196
 - parameters
 - JFETs 5-17–5-18
 - MOSFETs 8-72
 - models 8-59
 - plotting 8-69
 - SPICE 8-77
 - temperature equations, JFETs and MESFETs 5-41
 - diode DC parameters, JFETs 5-15–5-16
- gate capacitance model
 - JFET Level 8 5-56
- GE-CRD Franz model 8-5
- GE-Intersil model 8-5
- geometric model parameter 4-6
- geometry
 - ACM 5-22

- JFETs and MESFETs parameters 5-7
- MOSFETs model parameters 8-31–8-32
- SCALE 3-4
- scaling 8-12
- SCALM 3-4
- substrate diode 4-29
- transistor field effect 8-16
- getting customer support vi
- global
 - scaling 8-12
 - overriding 5-7
 - in models 3-3
- GMIN 3-4, 4-3
 - option 5-6, 8-11
- GMINDC 3-4, 4-3
 - option 8-11, 8-27
 - JFETs and MESFETs conductance 5-6
- golden parser (IBIS) 7-1
- GRAMP
 - conductance option 5-6
- ground
 - plane, transmission lines A-5
- Grove-Frohmman model 8-4
- Gummel-Poon model 4-1, 4-52

H

- HBT model 4-143
 - charge storgae 4-151
 - circuit schematics 4-160
 - current 4-149
 - equations 4-149
 - example 4-162
 - noise 4-159
 - parameters 4-144
 - temperature 4-143
 - UCSD 4-143
- HDIF model parameter 8-31
- HGP model parameter A-16, A-24, A-26, A-29
- HiCUM model
 - BJT
 - parameters 4-93
- HiCUM model, BJT 4-91
- HP a-Si TFT model 9-204

- equations 9-208
- topology 9-214
- HSPICE
 - ground for transmission lines A-19
 - integration method A-21
 - model enhancements 9-215
 - VERSION parameter 9-112
- Hspice junction diode model 10-23
- HT model parameter A-15, A-24
- HT1 model parameter A-24
- hysteresis, Jiles-Atherton example 2-25

I

- IBIS 7-48
 - buffers 7-46
 - component 7-44
 - conventions 7-3
 - differential pins 7-37
 - enhancements 7-51
 - keywords
 - optional 7-27
 - required 7-27
 - limitations/restrictions 7-5
 - models 7-1
 - optional keywords 7-46
 - references 7-56
 - required keywords 7-45
 - simulation 7-50
 - syntax 7-44
 - terminology 7-5
- ideal
 - transmission line A-6, A-10
- IDS
 - Cypress depletion model 8-6
 - equations
 - LEVEL 1 9-5
 - LEVEL 13 9-113
 - LEVEL 2 9-13
 - LEVEL 3 9-24
 - LEVEL 38 9-168
 - LEVEL 5 9-38
 - LEVEL 6 9-62, 9-72
 - LEVEL 8 9-95
 - LEVEL 38 Cypress model 9-161
 - LEVEL 5
 - equations 9-45
 - example 9-52
 - model 9-35
 - LEVEL 6
 - equations 9-62, 9-72
 - example 9-67, 9-70
 - LEVEL 7 model 9-89
 - LEVEL 8
 - equations 9-95
 - model 9-90
 - IKF model parameter 4-2
 - IKR model parameter 4-2
 - impact ionization
 - BSIM2 9-196
 - MOSFETs 8-55
 - equations 8-24, 8-55
 - LEVEL 39 9-196
 - LEVEL 55 10-96
 - impedance A-71
 - implementation
 - VBIC99 4-109
 - improved effects
 - VBIC99 4-109
 - inactive devices
 - See* latent devices
 - inductance A-74
 - matrixes A-50, A-51
 - mutual 2-20
 - temperature equation 2-19
 - inductors
 - core models 2-15
 - coupling 2-20
 - device
 - equations 2-19
 - model 2-14
 - linear 2-14
 - branch relations 2-20
 - temperature, equation 2-19
 - input
 - buffer 7-6, 7-7
 - ECL 7-21
 - example 7-42
 - input/output
 - ECL buffer 7-25

- open
 - drain buffer 7-20
 - sink buffer 7-20
 - source buffers 7-20
- insulation breakdown devices 3-46
- integration
 - algorithms A-43, A-61
 - method A-21
- Intel PCI Speedway models B-16
- interconnect
 - simulation A-10
- intrinsic model parameters
 - limits 10-116
- ion-implanted devices 8-3
- IS model parameter 8-28
- isoplanar
 - MOSFETs
 - construction 8-18
 - width cut 8-19
 - silicon gate transistor 8-17
- ISPICE LEVEL 6 model 9-73

J

- JFET Level 7 5-47
- JFET Level 8 5-54
 - DC model 5-55
 - example 5-59
 - gate capacitance model 5-56
 - noise model 5-58
 - parameters 5-55
- JFETs
 - capacitance
 - equations 5-6, 5-25
 - parameters 5-29
 - CAPOP=2 model parameters 5-29
 - control options 5-6
 - convergence 5-6
 - current convention 5-7
 - DC
 - model
 - equation selector 5-13
 - LEVEL 1 parameters 5-19
 - LEVEL 2 parameters 5-19–5-20

- LEVEL 3 parameters 5-21–5-22
- voltage equations 5-31
- equivalent circuits 5-7, 5-8
- gate
 - capacitance parameters 5-17–5-18
 - diode DC parameters 5-15–5-16
- model
 - constants 5-11
 - names 5-13
 - parameters 5-6, 5-13, 5-14
 - specifying 5-3
 - statements 5-13
 - variables 5-11
- n-channel specification 5-13
- noise
 - equations 5-35
 - parameters 5-35
 - summary printout 5-36
- output conductance 5-9
- overview 5-2
- p-channel specification 5-13
- scaling 5-7
- temperature
 - equations 5-37, 5-40–5-43
 - parameters 5-37, 5-38
- TOM model parameters 5-46
- transconductance 5-8

Jiles-Atherton

- example
 - hysteresis 2-25
 - parameter extraction 2-26
 - varying parameters 2-22
- model 2-15, 2-21
 - examples 2-22
 - parameters 2-18

- JS model parameter 8-28
- JSDBR model parameter 3-34
- JSDGR model parameter 3-35
- JSDSR model parameter 3-35
- JSGBR model parameter 3-34
- JSGGR model parameter 3-35
- JSGSR model parameter 3-35
- JSW model parameter 8-28
- Juncap diode
 - electrical variable 3-39

- internal variable 3-39
- leakage 3-43

Juncap diodes

- capacitance charge 3-38
- current voltage 3-37
- equations 3-38
- model parameters 3-34

JUNCAP model parameters 10-64

junction

- capacitance 4-6
- capacitor parameters 4-11
- DC 3-22
- diodes
 - element parameters 3-5
 - equations 3-21
 - geometric 3-5
 - line-to-line 6-12
 - nongeometric 3-5
 - parameters 3-5
 - Silicon diffused 3-1
 - temperature 3-18
- model
 - parameters 3-7
 - statement 3-6
- parameters
 - MOSFETs LEVELs 49 and 53 10-44
 - setting
 - capacitance 3-11
 - DC LEVEL 1 and 3 3-8

Junction Cap Model 3-32

Junction diode

- ON/OFF 3-41

K

K model parameters 2-22

KD model parameter A-15, A-25, A-26, A-29

KD1 model parameter A-25

KD2 model parameter A-25

keywords 7-51

- component 7-45
- file 7-45
- IBIS optional 7-27
- optional 7-46
- required 7-45

- subname 7-45

L

L capacitor parameter 3-5

lambda equations, MOSFETs LEVEL 6 9-63, 9-64

LATD model parameter 8-32

latency option 8-13

latent devices

- BYPASS option 8-13
- bypassing 8-13

Lattin-Jenkins-Grove model 8-5

LD model parameter 8-32

LDAC parameter 8-101

LDIF model parameter 8-32

LEVEL

- diode parameter 3-3
- model
 - parameter A-13, A-14
 - selector 5-3

Level 10 4-121

- charges 4-134
- circuit schematics 4-126
- current 4-130
- depletion capacitance 4-140
- equations 4-129
- noise equations 4-137
- operating point 4-128
- series resistance 4-137, 4-139
- temperature 4-139, 4-141
- transistor process parameters 4-121

Level 11 model 4-143

Level 7 5-47

Level 8 5-54

- DC model 5-55
- example 5-59
- gate capacitance model 5-56
- noise model 5-58
- parameters 5-55

levels, MOSFETs models 8-3, 8-4

LG model parameter 3-34

libraries

- device B-1
- listings B-5

- linear
 - region equations, MOSFETs LEVEL 47 10-14
 - technology device models B-16
- LLEV model parameter A-13, A-15
- LM capacitor parameter 3-5
- lossless
 - parameter combinations A-37
 - transmission lines A-6
 - model A-69
- lossy
 - transmission lines A-6, A-11
 - model A-70
 - U model A-13
- low-frequency large-signal characteristics
 - using Ebers-Moll model 4-5
- LP capacitor parameter 3-5
- LRD model parameter 8-30
- LRS model parameter 8-31
- LS model parameter 3-34
- lumped parameters A-20

M

M

- capacitor parameter 3-5
- element parameter 3-14
- multiplier parameter
 - U and T Elements A-5
- magnetic core 2-15
 - element outputs 2-18
 - models
 - ferromagnetic core 2-21
 - names 2-15
 - parameters 2-16, 2-18
 - saturable core 2-14
 - statement 2-15
 - outputs (table) 2-18
- Materka model 5-54
- matrix
 - properties 6-6
- MAXD model parameter A-16
- Maxwell matrix A-34
- MBYPAS option 8-11
- MBYPASS option 8-13

MESFETs

- capacitance equations 5-6, 5-25
- CAPOP=2 model parameters 5-29
- control options 5-6
- convergence 5-6
- DC
 - model equation selector 5-13
 - voltage equations 5-31
- equivalent circuits 5-7
- models
 - constants 5-11
 - names 5-13
 - parameters 5-6, 5-13, 5-14
 - specifying 5-3
 - statements 5-13
 - variables 5-11
- n-channel specification 5-13
- noise
 - equations 5-35
 - parameters 5-35
 - summary printout 5-36
- overview 5-2
- p-channel specification 5-13
- scaling 5-7
- temperature
 - equations 5-37, 5-40–5-43
- metal and poly capacitance equations 3-26
- metal contact 8-17
- Meyer
 - capacitance
 - modified 8-85
 - parameters 8-74
 - gate capacitances
 - modified 8-81
 - model 8-59
- microstrip transmission line A-22
- MJ model parameter 8-29
- MJSW model parameter 8-29
- mobility
 - equations, MOSFETs LEVEL 47 10-12
 - parameters
 - curve fitting 9-13
 - MOSFETs
 - LEVEL 2 9-12–9-13
 - LEVEL 3 9-23

- LEVEL 38 9-166
 - LEVEL 5 9-36–9-37
 - LEVEL 8 9-94
- reduction equations, MOSFETs
 - LEVEL 2 9-16
 - LEVEL 38 9-173
 - LEVEL 5 9-49
- temperature equations, JFETs and MESFETs 5-43
- model names, periods in B-3
- model parameters
 - ACM 8-9
 - basic 9-2–9-4
 - BJTs 4-6–4-14
 - base width modulation 4-10
 - beta degradation 4-5
 - high current Beta degradation 4-10
 - junction capacitance 4-11
 - LEVEL 2 4-14
 - LEVEL 8, HiCUM 4-93
 - low current Beta degradation 4-9
 - model name 4-4
 - noise 4-14
 - parasitics
 - capacitance 4-13
 - resistance 4-11
 - temperature
 - effects 4-16–4-20
 - parameters 4-15
 - transistor 4-4
 - transit time 4-13
 - BV 3-3
 - capacitance 2-10
 - DCAP 5-6
 - diodes 3-5
 - junction 3-6, 3-7
 - AREA 3-8
 - BV 3-10
 - capacitance 3-11
 - DC 3-8–3-10
 - diodes
 - model 3-6, 3-9
 - LEVEL 3-6, 3-9
 - model names 3-6
 - level 3-3
 - noise 3-12
 - scaling 3-14
 - temperature 3-18–3-20
 - Ebers-Moll 4-5
 - Fowler-Nordheim diodes 3-46
 - geometry, JFETs and MESFETs 5-7
 - IKF 4-2
 - IKR 4-2
 - intrinsic limits 10-116
 - JFETs 5-6, 5-29, 5-35, 5-46
 - ACM 5-22
 - capacitance 5-29
 - DC
 - LEVEL 1 5-19
 - LEVEL 2 5-19–5-20
 - LEVEL 3 5-21–5-22
 - gate capacitance 5-17–5-18
 - gate diode DC 5-15–5-16
 - noise 5-35
 - temperature 5-38–5-40
 - JFETs and MESFETs 5-14
 - DCAP 5-6, 5-25
 - GMIN 5-6
 - LEVEL 5-13
 - level selector 5-3
 - NIF 5-13
 - PIF 5-13
 - See also* model parameters, JFETs or model parameters, MESFETs
 - magnetic cores 2-16–2-18
 - MESFETs 5-6
 - noise 5-35
 - See also* model parameters, JFETs
 - metal and poly capacitors 3-12
 - MOSFETs 8-14, 9-77, 9-80, 9-82, 9-83
 - LEVEL 59 10-160
 - LEVEL 61 10-189
 - LEVEL 62 10-195
 - range limit 10-51
 - scaling 8-12
 - SUBS 4-2
 - TOM model 5-45, 5-46
 - transmission lines
 - geometric
 - coax models A-26
 - models A-24

- twinlead models A-29
 - loss parameters A-17
 - measured parameters A-36
 - planar models A-14
 - precomputed parameters A-30
- U models A-14
 - basic ELEV parameters A-36
 - common planar parameters A-25
 - ELEV = 1 parameters A-29
 - geometric
 - coax parameters A-27
 - twinlead parameters A-15
 - measured parameters A-35
- wire models 2-2, 2-4-2-5
 - table 2-5
- model selection
 - automatic B-1-B-4
 - failure to find a model B-3
 - program 8-9, B-3
 - See also* automatic model selection
 - syntax 8-14
- .MODEL statement 3-5, 8-4
 - BJTs 4-3, 4-4
 - BSIM models 9-112
 - capacitance 2-10
 - diode junction 3-6
 - examples, NMOS model 10-55
 - ferromagnetic cores 2-15
 - magnetic core 2-15
 - MOSFETs 8-14
 - U model A-13
 - VERSION parameter 9-112
 - wire RC 2-2
- .MODEL statements and MESFETs 5-13
- models
 - ACM selector 5-4
 - automatic selection 8-9
 - BJTs
 - HiCUM 4-91
 - quasi-saturation 4-52
 - statement 4-4
 - bulk charge effect 8-3
 - capacitance 2-10, 8-7
 - capacitors
 - model selector 5-3
 - Curtice 5-3
 - depletion MOS devices 8-3
 - device
 - capacitor 2-10
 - inductor 2-14
 - resistor 2-2
 - diode 3-3
 - define 3-15
 - junction 3-6
 - scaling 3-13
 - statements 3-3
 - Ebers-Moll 4-1, 4-5
 - equations
 - LEVEL 61 10-191
 - LEVEL 62 10-198
 - examples, Jiles-Atherton 2-22
 - ferromagnetic cores 2-21
 - Gummel-Poon 4-1
 - HBT 4-143
 - IBIS 7-1
 - ion-implanted devices 8-3
 - JFETs and MESFETs
 - capacitor 5-5
 - DC models 5-1
 - Jiles-Atherton core 2-21
 - junction
 - parameters 3-7
 - statement 3-6
 - Level 11 4-143
 - magnetic core 2-15
 - MOS compare 9-215
 - MOSFETs
 - Berkeley
 - BSIM3-SOI 10-121
 - junction 10-24
 - BSIM 9-102
 - equations 9-113
 - LEVEL 13 example 9-122
 - BSIM2 9-177
 - equations 9-185
 - BSIM3 10-2
 - equations 10-11
 - Leff/Weff 10-10
 - BSIM3-SOI DD 10-173
 - BSIM3-SOI FD 10-158, 10-160, 10-169
 - BSIM3v3

- MOS 10-19
- NQS 10-23
- BSIM4 10-69
- Cypress 9-161, 9-168
- Empirical 9-20
 - equations 9-24
- EPFL-EKV 10-90
 - equations 10-98
 - NQS equations 10-113
- Frohmman-Bentchkowski, equations 9-78
- HP a-Si TFT 9-204
 - equations 9-208
- Hspice junction 10-24
- IDS
 - LEVEL 5 9-35
 - equations 9-45
 - example 9-52
 - LEVEL 6
 - equations 9-62, 9-72
 - example 9-67, 9-70
 - LEVEL 6 and LEVEL 7 9-53
 - LEVEL 7 9-89
 - LEVEL 8 9-90
 - equations 9-95
- LEVEL 55, updates 10-118
- levels 8-3, 8-4
- LEVELs 49 and 53, equations 10-54
- modified BSIM LEVEL 28 9-146
 - equations 9-155
- MOS 9-34
- Philips MOS9 10-58
- quasi-static equations 10-110
- RPI a-Si TFT 10-188, 10-189
- RPI Poli-Si 10-195
- RPI Poli-Si TFT 10-194
- Schichman-Hodges 9-2, 9-8
 - equations 9-5, 9-13
- SOSFET's LEVEL 27 9-136
- UFSOI 10-142
- National Semiconductor 3-48, 4-57
- parameters
 - Fowler-Nordheim 3-46
- passive device 2-1
- quasi-saturation 4-52
- resistor equations 2-5
 - scaling 8-12
 - diode 3-13
 - selecting 5-3
 - silicon-on-sapphire 8-3
 - SOSFET's 8-3
 - specifying 8-14
 - SPICE capacitor 5-5
 - Statz 5-3
 - transient 4-5
 - VBIC bipolar transistor 4-59
 - VBIC99 4-107
 - wire
 - parameters 2-4
 - RC 2-2
- modified BSIM LEVEL 28
 - equations 9-155
 - models 9-146
- MOS
 - diodes 8-9
 - model 9-34
- MOS2 model 8-4
- MOS3 model 8-4
- MOSFETs
 - Berkeley
 - BSIM3-SOI DD 10-173
 - BEX factor 9-127
 - bulk transconductance 8-24
 - capacitance
 - effective length and width 8-101
 - equations 8-77–8-101
 - Meyer model 8-59
 - models 8-59
 - scaling parameters 8-71
 - CAPOP 8-72
 - capacitance selector 8-77–8-101
 - channel length modulation temperature
 - equations 8-114
 - charge
 - conservation model parameters 8-75
 - storage modeling 8-59
 - conductance 8-24
 - construction 8-17
 - control options (list) 8-11
 - current
 - convention 8-23

- diodes
 - capacitance
 - equations 8-48
 - model parameters 8-28
 - temperature equations 8-109
 - DC
 - current equations 8-47
 - model parameters 8-28
 - effective
 - areas 8-34
 - drain and source resistance 8-35, 8-38, 8-43, 8-46
 - saturation current 8-35, 8-46
 - equation 8-47
 - GEO element parameter 8-44
 - geometry model parameters 8-31
 - model
 - parameters 8-28
 - select 8-27
 - resistance
 - model parameters 8-30
 - temperature equations 8-114
 - suppressing 8-39
- effective
 - length and width 8-101
 - output conductance 8-56
- energy gap temperature equations 8-109
- EPFL-EKV NQS equations 10-113
- equation variables and constants 8-21
- equivalent circuits 8-23
 - AC analysis 8-25
 - AC noise analysis 8-26
 - transient analysis 8-24
- examples
 - NMOS model 10-55
 - PMOS model 10-56
- gate
 - capacitance example 8-66
 - capacitance model parameters 8-59, 8-72
 - overlap capacitance model parameters 8-72
- impact ionization equations 8-24, 8-55
- isoplanar
 - construction 8-18
 - silicon gate 8-17
 - width cut 8-19
- level parameter 8-14
- LEVELs 6, 7 UPDATE selector 9-59
- Meyer capacitance model parameters 8-74
- mobility temperature equations 8-113
- model
 - RPI a-Si TFT 10-188
- model parameters
 - A0 10-161
 - A1 10-161
 - A2 10-161
 - AGIDL 10-161
 - AGS 10-161
 - ALPHA0 10-161
 - ASD 10-166
 - AT 10-168
 - B0 10-161
 - B1 10-161
 - BGIDL 10-161
 - BSIM3-SOI FD 10-160
 - BSIM4 10-69
 - CAPMOD 10-160
 - CDSC 10-162
 - CDSCB 10-162
 - CDSCD 10-162
 - CF 10-166
 - CGDL 10-166
 - CGDO 10-166
 - CGSL 10-167
 - CGSO 10-167
 - change conservation 8-75
 - CIT 10-162
 - CJSWG 10-167
 - CKAPPA 10-167
 - CLC 10-167
 - CLE 10-167
 - CSDSW 10-167
 - CSDMIN 10-167
 - CTH0 10-168
 - DELTA 10-162
 - DLC 10-167
 - DROUT 10-162
 - DSUB 10-162
 - DVT0 10-162
 - DVT0W 10-162
 - DVT1 10-163
 - DVT1W 10-163
 - DVT2 10-163

- DVT2W 10-163
- DWB 10-163
- DWC 10-167
- DWG 10-163
- effective width/length 9-10
- ETA0 10-163
- ETAB 10-163
- gate capacitance
 - basic 8-72
 - Meyer 8-74
 - overlap 8-73
- impact ionization 8-55
- ISBJT 10-163
- ISDIF 10-163
- ISREC 10-163
- ISTUN 10-163
- K1 10-164
- K2 10-164
- K3 10-164
- K3B 10-164
- KB1 10-164
- KETA 10-164
- KT1 10-168
- KT2 10-168
- KTIL 10-168
- LEVEL 10-160
- Level 60 10-176
- LINT 10-164
- MJSWG 10-167
- MOBMOD 10-160
- NCH 10-160
- NDIO 10-164
- NFACTOR 10-164
- NGATE 10-160
- NGIDL 10-164
- NLX 10-164
- NOIMOD 10-160
- noise 8-102
- NSS 10-166
- NSUB 10-160
- NTUN 10-164
- PBSWG 10-168
- PCLM 10-165
- PDIBLC1 10-165
- PDIBLC2 10-165
- PRT 10-168
- PRWB 10-165
- PRWG 10-165
- PVAG 10-165
- RBODY 10-165
- RBSH 10-165
- RDSW 10-165
- RSH 10-165
- RTH0 10-168
- SHMOD 10-160
- SIH0 10-161
- SIH1 10-161
- SIH2 10-162
- SIID 10-162
- TBOX 10-160
- temperature 8-105
- threshold voltage 8-52
- TNOM 10-169
- TOX 10-160
- TSI 10-160
- TT 10-168
- U0 10-165
- UA 10-165
- UA1 10-169
- UB 10-165
- UB1 10-169
- UC 10-165
- UC1 10-169
- UTE 10-169
- VBSA 10-166
- VERSION 10-20
- VOFF 10-166
- VSAT 10-166
- VSDFB 10-168
- VSDTH 10-168
- VTH0 10-166
- WINT 10-166
- WR 10-166
- XBJT 10-169
- XDIF 10-169
- XPART 10-168
- XREC 10-169
- XTUN 10-169
- See also* Chapter 20
- models
 - AMD 8-5, 8-6
 - AMI-ASPEC 8-5

- ASPEC-AMI 8-5
- Berkeley
 - BSIM3-SOI 8-6, 10-121
 - BSIM3-SOI DD 10-173
 - junction 10-23
- BSIM 8-5, 9-102
 - equations 9-113
 - LEVEL 13 example 9-122
- BSIM2 8-6, 9-177
 - equations 9-185
- BSIM3 8-6, 10-2
 - equations 10-11
 - Leff/Weff 10-10
- BSIM3-SOI FD 10-158
- BSIM3v3
 - MOS 10-19
 - NQS 10-23
- CASMOS 8-5
 - GEC 8-5
 - model (GTE style) 8-5
 - Rutherford 8-5
- Cypress 8-5, 9-161, 9-168
- Dallas Semiconductor 8-5
- Empirical 9-20
 - equations 9-24
- EPFL-EKV 8-6, 10-90
 - equations 10-98
- Fluke-Mosaid 8-5
- Frohman-Bentchkowski, equations 9-78
- GE-CRD-Franz 8-5
- GE-Intersil 8-5
- Grove-Frohman 8-4
- HP a-Si TFT 9-204
 - equations 9-208
- Hspice junction 10-23
- HSICE PC version 8-4
- IDS
 - Cypress depletion 8-6
 - LEVEL 5 9-35
 - equations 9-45
 - example 9-52
 - LEVEL 6
 - equations 9-62, 9-72
 - example 9-67, 9-70
 - LEVEL 7 9-89
 - LEVEL 8 9-90
 - equations 9-95
 - Lattin-Jenkins-Grove 8-5
 - LEVEL 61 circuit 10-191
 - LEVEL 62 10-198
 - levels 8-4
 - LEVELs 49 and 53 equations 10-54
 - modified BSIM LEVEL 28 9-146
 - equations 9-155
 - MOS 9-34
 - compare 9-215
 - MOS2 8-4
 - MOS3 8-4
 - MOS9 10-58
 - Motorola 8-6
 - National Semiconductor 8-6
 - Philips MOS9 10-58
 - quasi-static, equations 10-110
 - RPI a-Si TFT 10-189
 - RPI Poli-Si parameters 10-195
 - RPI Poli-Si TFT 10-194
 - Schichman-Hodges 8-4, 9-2, 9-8
 - equations 9-5, 9-13
 - SGS-Thomson 8-6
 - Sharp 8-6
 - Siemens 8-5, 8-6
 - Sierra 1 8-5
 - Sierra 2 8-5
 - Siliconix 8-5
 - SOSFET's 8-6
 - LEVEL 27 9-136
 - statement 8-14
 - STC-ITT 8-5
 - Taylor-Huang 8-5
 - TI 8-6
 - University of Florida SOI 8-7, 10-142
 - user defined 8-5
 - VTI 8-6
- n-channel specification 8-14
- noise 8-102
 - model equations 8-102
 - model parameters 8-102
 - summary printout 8-104
- p-channel specification 8-14
- saturation current temperature equations 8-109
- sensitivity factors 9-154

- SPICE compatibility 8-4
- surface potential temperature equations 8-112
- temperature
 - coefficient model parameters 8-108
 - effects parameters 8-105
 - parameters 8-105
- template input
 - BSIM3-SOI FD 10-169
- threshold voltage
 - model parameters 8-52
 - temperature equations 8-113
- transconductance 8-24
- UPDATE parameter usage 9-128
- WIC ids current selector 9-74
- Motorola model 8-6
- MS model parameter 2-21
- multiconductor capacitance/conductance A-32
- Multi-Level Gamma model, example 9-67, 9-70
- multiplier
 - function, U and T Elements A-5
- mutual
 - inductance A-75
 - inductor
 - coupling coefficient 2-20

N

- N model parameter 8-28
- narrow width effect 9-15
- National Semiconductor model 4-57, 8-6
 - converting 3-48
- NB model parameter 3-35, 8-29
- ND model parameter A-15
- NDS model parameter 8-28
- NG model parameter 3-36
- NL model parameter A-24
- NLAY model parameter A-17, A-24
- Noise 10-43
- noise
 - analysis 4-61
 - BJTs 4-6
 - equations
 - BJTs 4-41
 - JFETs and MESFETs 5-35

- junction diode 3-27
 - resistor 2-8
- HBT model 4-159
- JFETs and MESFETs
 - equations 5-35
 - summary printout 5-36
- MOSFETs 8-102
 - equivalent circuits 8-26
 - models
 - EPFL-EKV equations 10-114
- parameters 3-12, 4-14
 - BJTs 4-14
 - JFETs and MESFETs 5-35
 - MOSFETs
 - BSIM3v3 10-43
 - LEVEL 55 10-97
- resistor 2-8
 - equation 2-8
- thermal 2-8
- VBIC99 4-115
- noise equations
 - BJT Level 10 4-137
- noise model
 - JFET Level 8 5-58
- NonQuasi-Static (NQS) model 10-23
 - equations 10-113
 - parameters 10-47
- nonvolatile memory diodes 3-1
- Normal Field equations 9-79
- notes
 - VBIC99 4-120
- NS model parameter 3-35
- NSUB model parameter 8-29

O

- obtaining customer support vi
- O.C.G. matrix A-33
- OD1 model parameter A-30
- ON/OFF Condition 3-41
- operating point
 - BJT Level 10 4-128
 - capacitance
 - printout 8-64

- Early voltage 10-115
- numerical values of model internal variables 10-114
- Overdrive voltage 10-115
- saturation / non-saturation flag 10-115
- saturation voltage 10-115
- SPICE-like threshold voltage 10-115
- transconductance efficiency factor 10-114
- .OPTION
 - DCAP 3-4, 4-3
 - DCCAP 3-4
 - GMIN 3-4, 4-3
 - GMINDC 3-4, 4-3
 - GRAMP 4-3
 - MBYPAS 8-13
 - RISETIME 6-17
 - SCALE 3-3, 3-13, 3-14
 - SCALM 3-3, 3-13, 3-14
 - SHRINK 3-14
- optional keywords
 - IBIS 7-46
- options
 - control, setting 3-3
 - convergence 3-4
 - D_IBIS 7-52
- oscillation
 - from simulation errors A-60
- output
 - buffer 7-8, 7-10
 - example 7-42
 - conductance 8-56
 - ECL buffer 7-22
 - magnetic core 2-18
 - LX1 - LX7 2-18
- overlap capacitors 8-76
- overlay dielectric transmission line A-22
- P**
 - parameters
 - AREA 3-5
 - base width 4-10
 - BJT LEVEL 2 4-14
 - capacitance 2-10
 - capacitor
 - junction 4-11
 - metal and poly 3-12
 - DC
 - model 4-5
 - Ebers-Moll 4-5
 - extraction example 2-26
 - HBT model 4-144
 - high-current beta degradation 4-10
 - JFET Level 8 5-55
 - junction
 - capacitor 4-5
 - diode 3-5
 - setting
 - capacitance 3-11
 - DC LEVEL 1 and 3 3-8
 - limit checking
 - capacitor device 2-11
 - magnetic core 2-19
 - low-current beta degradation 4-9
 - model
 - BJT LEVEL 2 4-14
 - Fowler-Norheim 3-46
 - Jiles-Atherton core 2-18
 - Juncap 3-34
 - junction 3-7
 - magnetic core 2-16
 - wire 2-4
 - noise 3-12, 8-102
 - BJTs 4-14
 - JFETs and MESFETs 5-35
 - resistance 4-11
 - temperature, JFETs and MESFETs 5-37
 - TOM3 5-51
 - transient model 4-5
 - transistor process 4-121
 - transit time 4-5, 4-13
 - varying example 2-22
 - VBIC 4-60
 - VBIC99 4-109
 - voltage 8-52
 - parasitic
 - capacitance 4-13
 - BJTs 4-6
 - parameters 4-13
 - RC wire model 2-2

- diode, MOSFETs LEVEL 39 9-196
- generation 8-39
- MOSFETs LEVEL 13 9-127
- resistance
 - parameters, BJTs 4-11
 - temperature equations
 - BJTs 4-50
 - JFETs and MESFETs 5-43
- passive device models 2-1
- PB model parameter 3-36, 8-30
- PCI
 - Speedway
 - models B-16
- PG model parameter 3-36
- PHA model parameter 8-30
- PHD model parameter 8-30
- Philips MOS9 model 10-58
- Phillips MODELLA 4-121
- PHP model parameter 8-30
- PHS model parameter 8-30
- PJ capacitor, parameter 3-5
- pkg
 - IBIS 7-50
- planar conductor parameters A-21
- PLEV model parameter A-7, A-13, A-15, A-36
- PMOS model
 - examples 10-56
- polygon, defining 6-45
- polysilicon 8-17
- PRD model parameter 8-30
- PRS model parameter 8-31
- PS model parameter 3-36

Q

- Qbci 4-155
- Qbcj 4-155
- Qbcm 4-156
- Qbcx 4-157
- Qbcxx 4-158
- Qbediff 4-153
- Qbej 4-152
- Qcs 4-158

- quasi-saturation BJT model 4-52
- quasi-static model equations 10-110

R

- RA model parameter A-26
- RA1 model parameter A-29
- RB model parameter A-26
- RC
 - wire model 2-2
- RD model parameter 8-30, A-26
- RDC model parameter 8-30
- reference
 - IBIS 7-56
 - plane, transmission lines A-5
- regions charge equations, MOSFETs LEVEL 13 9-118
- related documents iii
- required keywords
 - IBIS 7-45
- resistance
 - MOSFETs model parameters 8-30–8-31
 - parameters 4-11
- resistor
 - BJTs 4-6
 - device model 2-2
 - model
 - equations 2-5
 - noise 2-8
 - equation 2-8
 - temperature 2-9
 - equations 2-9
 - wire model parameters 2-5
- RHO model parameter A-17, A-25, A-26, A-29
- RHOB model parameter A-17, A-25, A-26, A-30
- rise time A-78
- RISETIME option 6-17
- RL model parameter 8-31
- RPI
 - a-Si TFT model 10-188
 - circuit 10-191
 - parameters 10-189
 - Poli-Si model
 - parameters 10-195

- Poli-Si TFT model 10-194
 - circuit 10-198
- RS model parameter 8-30
- RSC model parameter 8-31
- RSH model parameter 8-31
- S**
- saturable core
 - models 2-14
- saturation
 - carrier velocity 9-83
 - current temperature equations
 - JFETs and MESFETs 5-41
 - MOSFETs 8-109
 - temperature equations, BJTs 4-43
 - voltage (vdsat), BSIM LEVEL 13 9-115
 - voltage equations, MOSFETs
 - LEVEL 1 9-7
 - LEVEL 13 9-115
 - LEVEL 2 9-16
 - LEVEL 28 9-158
 - LEVEL 3 9-26
 - LEVEL 38 9-172
 - LEVEL 47 10-13
 - LEVEL 5 9-49
 - LEVEL 6 9-67, 9-72
 - LEVEL 8 9-96
- SCALE 3-3
 - option 2-5, 2-11, 3-3, 3-13, 3-14
- scale
 - diode parameters 3-14
 - JFETs and MESFETs 5-6
 - parameters 5-7
- SCALE option 8-11, 8-12
- scaling 8-12
 - BJTs 4-21
 - diode model 3-13
 - global SCALM override 8-12
 - global vs model 3-3, 8-12
 - JFETs 5-6
 - MOSFETs capacitance parameters 8-71
 - options 3-3
- SCALM 3-3
 - option 2-5, 2-11, 3-3, 3-13, 3-14, 8-11
- JFETs and MESFETs scaling 5-6
 - parameter
 - global scaling 8-12
 - in a diode model statement 3-3
 - overriding in a model 8-12
 - scaling by model 8-12
- schedule
 - driver 7-52
- schematics
 - BJT Level 10 4-126
 - HBT mode 4-160
- Schichman-Hodges model 8-4, 9-2, 9-8
 - equations 9-13
- Schottky barrier diodes 3-1
- self inductance A-75
- self-heating
 - VBIC99 4-115
- sensitivity
 - factors, MOSFETs LEVEL 28 9-154
- series resistance
 - BJT Level 10 4-137, 4-139
- SGS-Thomson MOS model 8-6
- Sharp model 8-6
- short-channel effect 9-15
- SHRINK
 - model parameter 2-5, 2-11
 - option 3-14
- SHTHK model parameter A-27, A-30
- Siemens model 8-5, 8-6
- Sierra 1 model 8-5
- Sierra 2 model 8-5
- SIG
 - conductivity A-87
 - model parameter A-17, A-25, A-26, A-29
- SIG1 model parameter A-25
- Signetics
 - device models B-17
- silicon
 - gate transistor 8-17
- Siliconix model 8-5
- silicon-on-sapphire devices 8-3
- SIM2 9-177
- Simpson Integration 8-90

- simulation
 - accuracy 9-5
 - IBIS 7-50
 - interconnect A-10
 - time 9-5
- skin effect frequency A-19
- SOI model 9-142
- SOSFET's model 8-3, 8-6
 - LEVEL 27 9-136
- SP model parameter A-15, A-24
- SP12 model parameter A-24
- spatial extent of leading edge A-82
- SPICE
 - compatibility 5-22
 - BSIM model 9-123
 - diodes 8-39
 - models 9-215
 - MOSFETs
 - LEVEL 13 parameters 9-123
 - LEVEL 3 9-30
 - LEVEL 39 9-181, 9-190
 - models 8-4
 - UTRA model parameter 9-13
 - depletion capacitor model 5-5
 - Meyer gate capacitances 8-77
 - model parameters, MOSFETs LEVEL 39 9-181
- stacked devices 8-43
- Star-Hspice ΔL equation 9-86
- statements
 - model 2-1
 - BJTs 4-4
 - junction 3-6
- Statz model 5-2, 5-3, 5-22
 - capacitance equations 5-27
- STC-ITT model 8-5
- storing
 - charge 4-151
- stripline transmission line A-22
- subcircuits
 - BJTs 4-57
- sub-models 7-52
- subname
 - keyword 7-45
- SUBS model parameter 4-2

- substrate
 - capacitance equations 4-39
 - current equations 4-32
 - diodes 4-20
- substrates
 - charge 4-158
 - collector diode 4-151
- subthreshold current equations, MOSFETs
 - LEVEL 13 9-116
 - LEVEL 2 9-19
 - LEVEL 3 9-28
 - LEVEL 38 9-174
 - LEVEL 5 9-50
 - LEVEL 6 9-74
 - LEVEL 8 9-100
- surface potential equations 8-112
- syntax
 - BJT Level 9 4-107
 - IBIS 7-44

T

- T Elements A-2
 - lossless transmission line model A-87
 - multiplier function M A-5
 - transient effects modeling A-74
- Taylor-Huang model 8-5
- temperature
 - BJT Level 10 4-139, 4-141
- BJTs
 - beta equations 4-43–4-47
 - capacitance equations 4-48
 - energy gap equations 4-43
 - LEVEL 2 equations 4-51
 - parameters 4-15
 - parasitic resistor equations 4-50
 - saturation equations 4-43–4-47
- capacitor equations 2-9
- compensation
 - equations 3-27
 - MOSFETs LEVEL 47 10-17
 - example 9-31
 - MOSFETs BSIM LEVEL 13 9-127
- diodes 3-18
- effect

- BSIM LEVEL 13 9-117
- MOSFETs LEVEL 39 9-195
- parameters
 - BJTs 4-16
 - junction diodes 3-18
- equations
 - BJTs 4-43
 - LEVEL 2 4-51
 - breakdown voltage 3-28
 - capacitance 3-30
 - contact potential 3-29
 - energy gap 3-27
 - FJET's and MESFETs 5-37
 - grading coefficient 3-31
 - leakage 3-28
 - MOSFETs 8-109
 - resistance 3-31
 - resistor 2-9
 - transit time 3-28
- HBT model 4-143
- inductor 2-19
- JFETs
 - equations 5-37, 5-40–5-43
 - TLEV parameter 5-37
 - TLEVC parameter 5-37
- junction diodes 3-18
- MESFETs equations 5-37, 5-40–5-43
- MOSFETs
 - channel length modulation 8-114
 - diode
 - capacitance 8-109
 - resistance 8-114
 - equations 8-109
 - mobility 8-113
 - parameters 8-105
 - surface potential 8-112
 - threshold voltage 8-113
- parameters 5-37
 - JFETs 5-37
 - JFETs and MESFETs 5-38
 - MOSFETs 8-105
 - LEVEL 13 9-110
 - LEVEL 28 9-153
 - LEVEL 49 10-51
 - LEVEL 55 10-96
 - LEVEL 57 10-134
 - LEVELs 49 and 53 10-42
- reference
 - model parameters 2-5
 - resistor equations 2-9
 - VBIC99 4-114
- Texas Instruments device models B-17
- TH model parameter A-15, A-24
- TH1 model parameter A-24
- THB model parameter A-15, A-24
- thermal noise 2-8
- THK1 model parameter A-24
- THK2 model parameter A-24
- threshold
 - temperature equations, JFETs and MESFETs 5-43
- voltage
 - BSIM LEVEL 13 9-115
 - equations, MOSFETs 8-52
 - LEVEL 1 9-6
 - LEVEL 13 9-115
 - LEVEL 2 9-14
 - LEVEL 28 9-156
 - LEVEL 3 9-26
 - LEVEL 38 9-170
 - LEVEL 47 10-11
 - LEVEL 5 9-47
 - LEVEL 6 9-62
 - LEVEL 8 9-96
 - temperature 8-113
 - parameters, MOSFETs 8-52
 - LEVEL 1 9-4
 - LEVEL 2 9-11
 - LEVEL 3 9-22–9-23
 - LEVEL 38 9-164
 - LEVEL 5 9-36
 - LEVEL 8 9-92–9-93
 - LEVELs 6, 7 9-57–9-58
- thresholds
 - voltage 7-51
- TI model 8-6, B-17
- timestep
 - control 6-16
 - error A-61
 - control error A-61

- TOM model 5-44
 - LEVEL 3 parameters 5-44
 - parameters 5-46
 - See also* TriQuint model
- TOM3
 - capacitance equations 5-49
 - DC equations 5-48
 - parameters 5-51
- TOM3 model 5-47
- TR model parameter 3-34
- transcapacitance 8-61
- transconductance
 - JFETs and MESFETs 5-8
 - MOSFETs 8-24
- transient
 - analysis
 - MOSFETs, equivalent circuit 8-24
 - lateral 4-23
 - vertical 4-24
- transistor process parameters
 - BJT Level 10 4-121
- transistors
 - BJTs
 - AC analysis 4-24, 4-25
 - AC noise analysis 4-25, 4-26
 - transient analysis 4-23, 4-24
 - field effect 8-16
 - isoplanar silicon gate 8-17
 - lateral 4-24, 4-25, 4-30
 - geometry 4-29, 4-53
 - process parameters, MOSFETs
 - LEVEL 13 9-103–9-108
 - LEVEL 28 9-146
 - LEVEL 49 10-34
 - substrate diodes 4-20
 - geometry 4-29
 - vertical 4-25, 4-26, 4-29
 - geometry 4-29, 4-52
 - VBIC 4-59
- transit time
 - BJTs 4-6
 - parameters 4-13
- transmission lines
 - AC resistance A-20
 - analysis guidelines A-82
 - attenuation A-87
 - calculations A-84
 - effects A-93
 - bandwidth A-78
 - branch capacitances A-33, A-34
 - capacitance
 - definitions A-32
 - matrix A-50
 - to ground A-19
 - CEXT parameter A-32
 - characteristic impedance A-69, A-72
 - Cjk symbol A-32
 - clock frequency A-78
 - coax
 - example A-57
 - models A-26
 - common ground inductance A-74
 - conductance definitions A-32
 - conductor
 - length A-32
 - resistance A-91
 - width A-32
 - coupled
 - lines A-11
 - microstrips example A-58
 - crosstalk A-74, A-77
 - CX symbol A-33
 - CXY symbol A-32
 - delay too small warning A-5
 - delays A-37
 - dielectric loss A-89
 - dispersion A-87
 - dissipation A-89
 - factor A-87
 - dual dielectric A-22
 - elements A-2
 - selection A-4
 - example 7-42, A-8
 - geometric parameters A-18
 - Gjk symbol A-33
 - GPR parameter A-32
 - ground plane A-5
 - GX symbol A-33
 - GXY symbol A-33

- HSPICE
 - ground A-19
 - reference plane A-5
- ideal A-10
 - properties A-6
- impedance A-71
 - characteristic A-72
 - lumped elements A-71
 - mismatch A-65
- inductance A-74
 - matrix A-50
 - mutual A-75
 - self A-75
- integration
 - algorithms A-43
 - method A-61
- interconnect properties A-3
- LLEV parameter A-32
- loss
 - calculations A-84
 - factor A-38
- lossless
 - model A-69
- lossy
 - model A-13, A-70, A-90
 - properties A-6
 - selector A-13
 - statement A-13
- lumped
 - parameters A-20
 - RC model A-7
 - RLC model A-70
- matrixes A-33, A-34, A-50–A-53
- measured parameters A-35
- microstrip A-22
- models A-2, B-18
 - selection A-4
- multiple
 - conductors A-32
 - stripline, example A-39
- mutual inductance A-75
- number of lumps A-45, A-61
 - computation A-61
 - default A-61
 - specification A-62
- oscillation problems A-60
- overlay dielectric A-22
- parameter
 - error A-18
 - physical A-16
- planar
 - conductors A-21
 - models A-14
- precomputed parameters A-30
 - keywords A-31
- printed circuit boards
 - example A-55
- properties A-1
- reflection calculations A-83
- ringing A-21, A-60–A-65
- rise time A-78
- sea of dielectric A-21
 - example A-44
- self inductance A-75
- SIG conductivity parameter A-87
- signal reflections A-65
- skin depth A-88
 - calculation A-84
- skin effect frequency A-19
- source properties A-3
- stripline A-22
- switching noise A-74
- system model 6-11
- theory A-69
- timestep control errors A-61
- total conductor resistance A-50
- transient impedance effects A-74
- twinlead
 - example A-58
 - models A-27, A-58
- U Element A-70
 - using 6-1
- TriQuint model 5-2
 - extensions 5-44
 - LEVEL 3 parameters 5-44
 - See also* TOM model
- TriQuint TOM3 5-47
- tristate
 - buffer 7-12, 7-13
 - ECL buffer 7-23
- TS model parameter A-15, A-24

TS1 model parameter A-29
 TS2 model parameter A-29
 TS3 model parameter A-29
 TT model parameter 8-30
 TTL
 circuits 4-2
 devices 4-2
 twinlead
 models A-58
 twinlead *See* transmission lines

U

U Elements A-2
 attenuation effects A-93
 examples A-38
 lossy transmission line model A-70, A-87
 multiplier function M A-5
 parameters A-49
 physical A-14
 ringing problems A-60
 statement A-11
 transient effects modeling A-74
 transmission line
 loss parameters A-17
 model A-76
 U models
 applications A-55
 conductor
 height A-15
 resistivity A-17
 spacing A-15
 thickness A-15
 width A-15
 dielectric
 conductivity A-17
 configurations A-14
 constant A-15
 electrical specification format A-13
 ELEV parameter A-7, A-21, A-24
 external capacitance A-15
 model selector A-13, A-14
 .MODEL statement A-13
 number of
 conductors A-15

 layers A-17
 lumps A-16, A-20
 parameters A-13, A-14–A-38
 geometric coax A-26
 geometric twinlead A-27
 perturbation
 multiplier A-16
 parameter A-15
 PLEV parameter A-7
 reference plane
 configuration A-13
 height A-16
 resistivity A-17
 separation distance A-15
 thickness A-15
 selection A-7
 statement A-13
 syntax A-13
 transmission line type selector A-13

UCSD

 HBT model 4-143
 Universal Field mobility reduction 9-80
 University of California, Berkeley SOI model
 (BSIM3-SOI) 10-121
 University of Florida SOI model 10-142
 UPDATE parameter 9-128
 MOSFETs LEVEL 13 9-128
 MOSFETs LEVELs 6, 7 9-59
 URL for Avant! vi
 using
 IBIS component 7-44

V

VB model parameter 3-36
 VBIC
 model (vertical bipolar inter-company) 4-59
 noise analysis 4-61
 parameters 4-60
 VBIC99
 capacitance 4-113
 charge 4-113
 example 4-116
 implementation 4-109
 improved effects 4-109

- noise 4-115
- notes 4-120
- parameters 4-109
- self-heating 4-115
- temperature 4-114
- VBIC99 model 4-107
- VDBR model parameter 3-36
- VDGR model parameter 3-36
- VDSR model parameter 3-36
- VERSION parameter 9-112
- VNDS model parameter 8-28
- voltage
 - JFETs and MESFETs DC models 5-31
 - MOSFETs model parameters 8-52
 - thresholds 7-51
- VR model parameter 3-34
- VREL model parameter A-36
- VTI model 8-6

W

- W capacitor parameter 3-5
- Wang's equation 9-84
- warnings 7-54
 - capacitance too large 2-11, 2-19
 - invalid value for CRATIO 2-3
 - IS parameter too small 3-9
 - resistance smaller than RESMIN 2-6
 - T-line delay too small A-5
- WD model parameter A-15, A-24
- WD1 model parameter A-24
- WDAC parameter 8-101
- WDEL model parameter 8-32
- WIC weak inversion current selector 9-74
- wire A-2
 - capacitance 2-6
 - model
 - capacitance
 - calculation 2-6
 - distribution 2-2
 - effective length and width 2-5
 - parameters 2-2, 2-5
 - resistance calculation 2-5
 - selection A-2, A-68

- chart A-4
- model RC 2-2
- resistance 2-5
- See also* transmission lines
- WL option 8-12
- WLUMP model parameter A-16
- WM capacitor parameter 3-5
- WMLT model parameter 8-32
- WP capacitor parameter 3-5
- WRD model parameter 8-30
- WRS model parameter 8-31
- www site for Avant! vi

X

- XCJC 4-158
- Xilinx device models B-18
- XJ model parameter 8-32
- XPART CAPOP model parameter 8-75
- XQC CAPOP model parameter 8-75
- XW model parameter 8-32, A-15, A-24

Z

- Zener diodes 3-3
- ZK model parameter A-36

