

Revision: 1.03 - A19 (3/24/2004) DDR2

Block Diagram of the ASUS T4K Computer

The diagram illustrates the system architecture of the ASUS T4K Computer. Key components and their connections are as follows:

- Processor & Memory:** The Intel Pentium processor / Prescott & Tejas 775 Pin Package is connected to the HOST BUS. The Grantsdale GMCH is connected to the HOST BUS and provides 133/200MHz and 100MHz signals to the MEMORY (DDR2 400/533).
- Expansion & I/O:** The ICH6 is connected to the HOST BUS and provides 33MHz, 48MHz, and 14.318MHz signals to the PCI EXPANSION, PCI SLOT, and V6307. The A8000 SUPER I/O is connected to the ICH6 and provides 33MHz, 32.768KHz, and 14.318MHz signals to the PCI EXPANSION, PCI SLOT, and V6307. The A8000 SUPER I/O is also connected to the LPT/COM Floppy and Keyboard/Mouse.
- Storage & Networking:** The ICH6 is connected to the PCI EXPRESS X16 SLOT (100MHz) and provides 350pixels/s to the VGA CONN. The ICH6 is also connected to the PCI BUS and provides 480Mb/s to the High-Speed USB 8 ports. The ICH6 is connected to the ALC880 AZALIA CODEC and provides 24MHz to the AZALIA LINK. The ICH6 is connected to the PRIMARY IDE and provides IDE BUS signals to the Serial ATA drives.
- Power & Clock:** The VRD 10.1 on Board and 1.5V & STANDBY REGULATOR are connected to the processor. The CLOCK CK-410 ICS954101 provides 133/200MHz, 100MHz, 96MHz, 48MHz, 33MHz, and 14.318MHz signals to the processor and other components.

CAD Note:
Default component footprint SMD 0603 type. Difference footprint show on schematics

ASUS Logo: The ASUS logo is shown in the bottom right corner, along with the title "BLOCK D" and the project name "ASUS T4K COMPUTER INC".

Project Information:
Title : BLOCK D
Engineer: Samuel
Size A3
Project Name
PTGD2-LA

[illegible][illegible]

| ECN Document Number | DATE | Schematics Revision | BOM Part Number | PCBA Revision | PCB Revision |
|---------------------|------|---------------------|-----------------|---------------|--------------|
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |

Title : ECN CONTROL
Engineer: Samuel Wu

Size A3

Project Name PTGD2-LA

Date: 09-28-2004

Rev 1.03


Sheet 2 of 50

Schematics Change History


| Version | Date / Author | Comments |
|---------|-------------------------|--|
| 1.01 | 11/30/2003 John Hong | <ol style="list-style-type: none"> 1. Change RN61 net from +3VSB to +3V (page 27) 2. Change Q122 to P-MOS Vgs(th)=2.4V, 07-005002110 (page 26) 3. Remove R983 (page 26) 4. Change SYS_RESET# PU RN from RN62 to RN61 (page 26) 5. Change ICH_W6_PU RN from RN61 to RN62 (page 26) 6. Change FP_LINE pin define 7. Change EXP_SLR PU voltage to +1.5V 8. Change Azalia port define 9. Change R491 to 18.2K ohm (making +1.2V_HT=1.189V) 10. Change DDR2 termination res to 39 ohm (only for CS#, CKE, ODT), this changing will improve DDR2 margin. 11. Change to HP naming rule. 12. Change VGA HSYNC and VSYNC level shift P-MOS. 13. Change FLOPPY pin3 to pin7 as GPIO. 14. Change SIO and NIC 15. Change NIC and 1394 ID to 17 and 18 |
| | | |
| | | |

SSID List

| SUBSYSTEM ID | DESCRIPTION |
|--------------|------------------------|
| CLK | CLOCK GENERATOR |
| CORE | CPU CORE |
| NB | NORTH BRIDGE GMCH |
| MEM | MEMORY |
| VGA | INTERNAL VGA |
| PE16 | PCI EXPRESS x16 |
| SB | SOUTH BRIDGE ICH6 |
| RTC | RTC |
| CCMOS | CLEAR CMOS |
| SMBUS | SMBUS |
| IDE | UATA IDE CONNECTOR |
| SATA | SERIAL ATA CONNECTOR |
| FWM | FIRMWARE HUB ROM |
| LAN | LAN CONNECTOR |
| USB | USB |
| EMI | EMI |
| AUD | AC97 AUDIO CODEC |
| F_AUD | FRONT AUDIO |
| PE1 | PCI EXPRESS x1 |
| PCI | PCI SLOT |
| PECTL | PCI EXPRESS CONTROLLER |
| PS2 | PS2 KB & MOUSE |
| COM | SERIAL PORT |
| E1394 | IEEE 1394 |
| PANEL | HPQ PANEL |
| VCORE | VCORE |
| ITP | PROCESSOR ITP |
| LPT | PARALLEL PORT |
| THERM | THERMALTRIP |
| V_DDR | VTT_DDR |
| R_1.5V | +1.5V |
| V_PCI | +3.3V_PCI |
| 5V_DUAL | +5V_DUAL |
| 3VSB | +3VSB |
| VTT_CPU | VTT_CPU |
| LED | LED |
| ATX | ATX POWER SUPPLY |
| VRM | VRM POWER SUPPLY |
| 1.8V_DUAL | +1.8V_DUAL |

| | | | |
|---|---------------------------------|-------------------------------|--|
|  | | Title : CHANGE HISTORY | |
| ASUS T&K COMPUTER INC | | Engineer: Samuel Wu | |
| Size A3 | Project Name PTGD2-LA | Rev 1.03 | |
| Date: 11-29-2004 | Sheet 1 | of 50 | |


<http://adf.ly/LOM1>




<http://adf.ly/LOM1>

G0-to-G3 State Explain:


- VCCSUS drives high when PWR CONN plugd in.
- RSMRST# drives high from SI0 to ICH6.
- SUSCLK sent out CLK from ICH6 to SI0.




| | | | |
|----------------------|--------------|---------------------|---------|
| ASUS | | Title : RESET MAP | |
| ASUSTeK COMPUTER INC | | Engineer: Samuel Wu | |
| Size | Project Name | | Rev |
| A3 | PTGD2-LA | | 1.03 |
| Date: 2004-12-29 | | Sheet | 5 of 50 |



<http://adf.ly/LOM1>




S5->S0




- 1.CPUCORE must rise after the voltage across 90% of +1.2V,andthe interval is within 1-5ms
- 2.VRM_OUTEN rises after the voltage across 90% of its specified value


S0->S3



S0->S5




S3->S0




- 1.CPUCORE must rise after the voltage across 90% of +1.2V,andthe interval is within 1-5ms
- 2.VRM_OUTEN rises after the voltage across 90% of its specified value

- S0:** Windows Running+12V,V_5P0_DUAL,+3.3V,+3.3V_AUX,+2.5VSTBY,CPUCORE,+1.5V,+1.5V_AUX,+1.25V,+1.2V existed
S3: Windows StandbyV_5P0_DUAL,+3.3V_AUX,+1.5V_AUX,+2.5VSTBY existed
S5: AC Power On Only+5V_AUX,+3.3V_AUX,+1.5V_AUX existed

| | | | |
|----------------------|-----------------|-------------------------------|-------|
| ASUS | | Title : POWER SEQUENCE | |
| ASUSTeK COMPUTER INC | | Engineer: Samuel Wu | |
| Size | Project Name | Rev | |
| A3 | PTGD2-LA | 1.03 | |
| Date: 2004-08-28 | Sheet | 1 | of 50 |





12-010907750 FOXCONN

12-010907751 TYPO

| | | | |
|----------------------------|---------------------------------|------------------------------------|--|
| ASUS | | Title : PRESCOTT / TEJAS -1 | |
| A S U S T E K COMPUTER INC | | Engineer: Samuel Wu | |
| Size A3 | Project Name PTGD2-LA | Rev 1.03 | |
| Date: 三月 23, 2004 | Sheet 10 of 50 | | |


PLACE COMPONENTS AS CLOSE AS POSSIBLE TO CPU SOCKET. THE TRACE WIDTH TO CAPS MUST BE NO SMALLER THAN 12 MIL.


Legend:

| VTT_SEL | Setting |
|---------|-------------|
| 0 | TEJAS / PSC |
| 1 | RSVD |

ASUS Title : PRESCOTT / TEJAS -2
 A S U S T E K C O M P U T E R I N C Engineer: Samuel Wu
 Size A3 Project Name P T G D 2 - L A Rev 1.03
 Date: 11/29/2004 Sheet 11 of 50

| | |
|---------|-------------|
| VTT_SEL | |
| 0 | TEJAS / PSC |
| 1 | RSVD |







C15 Pin: Memory Type Select


0 denote DDR2
1 denote DDR1

Internal pull high in GMCH


PLACE CLOSE TO MCH
WITHIN 750MIL OF
PIN







<http://adf.ly/LOM1>





<http://adf.ly/LOM1>

External RTC Circuitry


CLEAR CMOS

| CMOS DATA | |
|-----------|---------|
| 1-2 | CLEAR |
| 2-3 | Default |







USB POWER CIRCUIT




USB POWER OF REAR PORTS




USB POWER OF FRONT I/O PORTS

| | | | |
|------------------------|--------------|----------------------------|----------|
| ASUS | | Title : USB POWER | |
| ASUSTeK COMPUTER INC | | Engineer: Samuel Wu | |
| Size | Project Name | PTGD2-LA | |
| A3 | | | Rev 1.03 |
| Date: 星期三, 三月 23, 2004 | | Sheet 31 | of 50 |




Azalia Front Audio Header



| | | | |
|----------------------|--------------|--------------------------------|--|
| ASUS | | Title : AUDIO CONNECTOR | |
| ASUSTeK COMPUTER INC | | Engineer: Samuel Wu | |
| Size | Project Name | Rev | |
| A3 | PTGD2-LA | 1.03 | |
| Date: 09-29-2004 | | Sheet: 43 of 50 | |


<http://adf.ly/LOM1>




<http://adf.ly/LOM1>


| | | | |
|----------------------|----------------|---------------------------|--|
| ASUS | | Title : PCI SLOT 2 | |
| ASUSTek COMPUTER INC | | Engineer: Samuel Wu | |
| Size | Project Name | PTGD2-LA | |
| A3 | | Rev 1.03 | |
| Date: 2004.03.29 | Sheet 35 of 50 | | |

PCIEX1 SLOT CONNECTOR





120 PIN EXPANSION RECEPTACLE (FEMALE)






FWH BIOS ROM





PS/2 KEYBOARD & MOUSE




| | | | |
|----------------------|--------------|--------------------------------|--|
| ASUS | | Title : FWH & KB MS | |
| ASUSTeK COMPUTER INC | | Engineer: Samuel Wu | |
| Size | Project Name | Rev | |
| A3 | PTGD2-LA | 1.03 | |
| Date: 2004-03-29 | | Sheet 42 of 50 | |

<http://adf.ly/LOM1>


LPT PORT





SERIAL PORT




Using floating COM port for HPD






CAE NOTE: PROVIDE 13mm x 8mm COPPER PAD
FOR DPAK(TO252, 4 LAYER PCB DESIGN) TO
COVER 2W ON Q54, THERMAL CAN UNDER 65C.




<http://adf.ly/LOM1>

ATX POWER SUPPLY CONNECTOR




VRM POWER SUPPLY CONNECTOR




Around the ATX Power Connector

FAN



| | | | |
|----------------------------|----------------|-----------------------|--|
| ASUS | | Title : ATX PWR & FAN | |
| A S U S T E K COMPUTER INC | | Engineer: Samuel Wu | |
| Size | Project Name | PTGD2-LA | |
| A3 | | Rev 1.03 | |
| Date: 2004-08-29 | Sheet 48 of 50 | | |


GMCH CORE




<Core Design>

| | | | |
|------------------|--------------|------------------------|--|
| ASUS | | Title: GMCH & THROTTLE | |
| ASUSTek Inc. | | Engineer: Samuel Wu | |
| Size | Project Name | Rev | |
| A3 | PTGD1-LA | 1.03 | |
| Date: 2004-01-29 | Sheet: 49 | of 50 | |


EMI CAP




(3525, -2300)
(3580, -2685)
(4575, -2680)




(5045, -1685)




(2820, -3515)




(1870, -5965)






(795, -7805)




(6805, -1030)




(9325, -2050)




(4720, -1530)
(2810, -2575)
(1260, -4280)




(3700, -1940)




(4645, -2730)
(4750, -2045)




(2850, -4600)



(2875, -1710)




(1705, -485)




(4625, -1550)



Place at ICH6 PIN



Place Close to GMCH Pin



Proto only



Proto only

**PROCESSOR XDP
RIGHT- ANGLE, SURFACE
MOUNT XDP CONNECTOR**

| | | | |
|------------------------|---------------------------------|--------------------------------------|--|
| ASUS | | Title : XDP CONNECTOR&EMI | |
| ASUS Tek COMPUTER INC | | Engineer: Samuel Wu | |
| Size A3 | Project Name PTGD2-LA | Rev 1.03 | |
| Date: 星期二, 三月 29, 2004 | | Sheet 50 of 50 | |