






The sigma delta ADC test bench AND the name of the different nodes (Vin, A,B,C,D,E,F) I am using is:



The OTA that I am using for the integrator in my design is:




And the 1-bit DAC that is used in the loop is:




This is the simulation results for the  $V_{in}=1.5+0.75*\sin(2*\pi*20K*t)$  and  $+V_{ref}=2.25V$   $-V_{ref}=0.75V$ .

Input frequency is 20KHz /  $V_{dd}=3$  /  $Mid=1.5V$  /  $C1=1pF$  /  $C2=1pF$




From top to bottom: Vin A B C D E


In order to see much easier, I showed the input signal versus different nodes again:




Input signal vs (A) or sampled input:




Input voltage vs (B):




Input voltage vs (C) or OTA negative input:




Input voltage vs (D) or integrator output:



Zoomed in (Input voltage vs (D) or integrator output):



Input voltage vs (E) or digital output:



Input voltage vs (F) or feedback signal:

