

A Design Methodology for Matching Improvement in Bandgap References

Juan Pablo Martinez Brito¹, Hamilton Klimach², Sergio Bampi¹

¹PGMICRO – Graduate Program on Microelectronics

²Electrical Engineering Department

Federal University of Rio Grande do Sul, UFRGS

Porto Alegre, Brazil

{juan, bampi}@inf.ufrgs.br, hamilton.klimach@ufrgs.br

Abstract

Errors caused by tolerance variations and mismatches among components severely degrade the performance of integrated circuits. These random effects in process parameters significantly impact manufacture costs by decreasing yield and so by including extra-circuits for adjustment. In this paper we propose a design methodology based on the Pelgrom's MOS transistor-mismatching model devices. Our main objective is to calculate the size of each component considering their relation between area and mismatching. Therefore, in order to validate our proposal methodology, we used as a design target a bandgap reference circuit fabricated in 0.35 μm CMOS technology. Its temperature coefficient attains an average value of 40ppm/ $^{\circ}\text{C}$ and an average output voltage of 1,20714V. It also includes a straightforward 4-bits trim circuit to achieve more process independence variation. As a result of our methodology, the considerable area of 400x350 μm^2 was occupied due to our matching design requirements.

1. Introduction

Usefulness and performance in integrated circuits design relies on good device matching. The accurate characterization of mismatch parameters and their inclusion as part of simulator model libraries are extremely important to ensure circuit yield during the design phase [1,2]. Transistor mismatch model is one of the main parameters determining the accuracy–speed–power tradeoff in analog circuit design [3]. Either for digital CMOS, it is considered to be one of the barriers to the device continuous downscaling dimensions [4]. Mismatch modeling is therefore of crucial importance in order to be able to characterize a technology. To keep a link between model and technology parameters, the model has to be physically/measured based [5,6]. Particularly in analog MOS integrated circuits, the design depends heavily upon matching accuracy [7].

Commonly the key elements are bipolar and/or MOS transistors, but in some applications matching accuracy of resistors and/or capacitors are also critical. Notwithstanding handling statistical design aspects is not often a standardized step in the design flow [8-9]. For that reason, in this work we focused our design in order to afford the maximum matching among circuit components. For this, we contribute to improve the theory developed in [5] and link that as a design variable to reach the best size of each circuit component. Therefore, in order to validate our theory we use as a design target a bandgap reference circuit, which is a renowned architecture characterized by its well-defined accuracy requirement. Implemented in AMS0.35 μm CMOS technology, the circuit also includes a straightforward 4-bits trim to achieve more process independence variation. Hence, the development of the design methodology is described in section 2. The design of a Bandgap Reference is demonstrated in section 3. Section 4 describes the inclusion of Extra-Circuits like trim circuit. In section 5 some simulations and measurement results are analyzed. Finally, in section 6 we have the conclusion.

2. Design Towards Matching

Mismatch modeling include two terms [5]: 1) a distance dependent term (global mismatch) and 2) a size dependent term (local mismatch). The distance dependent term can be compensated through layout techniques (such as common centroids and dummy structures). However, only the size dependent term is discussed in this work and it will be include as a design step of a Bandgap Reference circuit. Concerns like finding the optimum area allocated for minimum mismatching [10], accurate modeling [5] and the magnitude of each error among components [1], were considered to obtain the resistor and transistor sizes.

Thus, for resistor size calculation the following criteria were considered:

$$\frac{\partial V_{REF}}{\partial T} = 0 = R_2 \left[\frac{(W/L)_5 \cdot k}{(W/L)_3 \cdot q \cdot R_1} \cdot \ln(N) \right] + \frac{\partial V_{EB09}}{\partial T} \quad (7)$$

$$\Rightarrow K_{REF} = \frac{(W/L)_5}{(W/L)_3} = \frac{-\frac{\partial V_{EB09}}{\partial T}}{\frac{k}{q} \ln(N) V / ^\circ C} \cong 30$$

in this case, K_{REF} is the number of transistors is parallel with Q_5 to produce the stable reference voltage (V_{REF}).

Therefore, using the formula obtained in section 2.2 and considering our transistors biased in strong inversion then $gm/I_{DS}=2/(V_{GS}-V_T)$. Thus, the following mismatch model equation may be written as

$$\sigma \left(\frac{\Delta I_{DS}}{I_{DS}} \right) = \left(\frac{A_\beta}{\sqrt{W \cdot L}} \right) + \frac{2}{(V_{GS} - V_T)} \cdot \left(\frac{A_{V_T}}{\sqrt{W \cdot L}} \right) \quad (8)$$

hence the following formula may infer about the calculus of each transistor dimension

$$\sqrt{W \cdot L} = \frac{2 \cdot A_{V_T} + A_\beta (V_{GS} - V_T)}{\sigma \left(\frac{\Delta I_{DS}}{I_{DS}} \right) \cdot (V_{GS} - V_T)} = \frac{K_{MOS}}{\sigma \left(\frac{\Delta I_{DS}}{I_{DS}} \right) \cdot (V_{GS} - V_T)} \quad (9)$$

where $2 \cdot A_{V_T} + A_\beta (V_{GS} - V_T) = K_{MOS}$ is a constant value dependent on technology and the bias point. In our case $K_{PMOS} = 3.15\% \cdot \mu m \cdot V$ and $K_{NMOS} = 2.84\% \cdot \mu m \cdot V$. Thus, drawing squared transistors and desiring an average value for the mismatched drain-source current less than 0.1% [1], then the dimensions of each N_{MOS} and P_{MOS} transistor is respectively:

$$W_{NMOS} = L_{NMOS} \cong \frac{2.84\% \cdot \mu m \cdot V}{0.1\% \cdot 0.368V} = 77.2 \mu m \quad (10)$$

$$W_{PMOS} = L_{PMOS} \cong \frac{3.15\% \cdot \mu m \cdot V}{0.1\% \cdot 0.460V} = 68.5 \mu m \quad (11)$$

By this manner the transistors were built with sizes of $W_{NMOS}=L_{NMOS}=80\mu m$ and $W_{PMOS}=L_{PMOS}=70\mu m$. Table I summarizes the final dimensions of each component.

TABLE I. FINAL COMPONENTS DIMENSIONS

Component	Value
$Q1, Q2$	$W=80\mu m, L=80\mu m$
$Q3, Q4$	$W=70\mu m, L=70\mu m$
$Q6...Q9$	$32.6\mu m^2$ (Vertical BJT)
$Q5, Q10...Q35$	$W=20\mu m, L=20\mu m$
$Q36$	$W=10\mu m, L=20\mu m$
$Q37$	$W=5\mu m, L=20\mu m$
$Q38$	$W=1\mu m, L=80\mu m$
$Q39, Q40$	$W=10\mu m, L=1\mu m$
$R1$	$W=10\mu m, L=1000\mu m-5K\Omega$
$R2$	$W=10\mu m, L=1000\mu m-5K\Omega$

4. Extra-circuits

4.1 Trim circuit

Trim regulation is a well known strategy to set the temperature coefficient to a desired value [16,17]. In our case, is made by adjusting the K_{REF} factor. Since transistors and resistors were calculated to reach our matching expectations at 0.1%, there are some others sources of errors like: V_{BE} spread, Early voltage due to bipolar transistors, package shift, and packages stress [1]. For convenience these errors will not be analyzed here but will be taken into account by increasing the entire value of the variability of V_{REF} i.e., the target value will be $\Delta V_{REF}=0.5\%$. We also assume that the bandgap reference in the worst case may expect an initial value of $\Delta V_{REF}=5\%$. Based on [16] the design of the trim range is defined by the fundamental accuracy desired and by the expected initial value of an untrimmed reference. In other words, the numbers of trim bits is determined by the least significant bit (LSB) and by the value of the full-scale range trim expected. Thus, the following rule must be respected

$$\# Bits \geq \frac{\ln \left(\frac{V_{FS}}{V_{LSB}} + 1 \right)}{\ln(2)} \quad (12)$$

where V_{FS} is the full-scale voltage and V_{LSB} is the LSB voltage. Since ideally $V_{REF}=1.2V$ then

$$V_{FS} = 5\% \cdot 1.2 = 60mV \quad (13)$$

$$V_{LSB} = 0.5\% \cdot 1.2 = 6mV \quad (14)$$

Accordingly formula (12) $\#Bits=3.4594$, in a such wise the trim circuit is made by 4 bits. This feature was implemented through 4 MOS transistors with the terminals of gate (G) and source (S) connected in parallel to Q_5 and their drain (D) terminal connected to four additional Pads. Assuming a binarily weighted algorithm, their sizes were in steps by $2W_5, W_5, W_5/2$ and $W_5/4$. These transistors are $Q_{33}, Q_{34}, Q_{35}, Q_{36}, Q_{37}$. Consequently, the current through R2 can be adjusted in up to 16 levels, proportionally to the current that flows through R1 by connecting or not these 4 Pads to the V_{REF} node.

4.2 Start-up circuit

To prevent this circuit from stabilizing at an inadequate bias point, our strategy was the inclusion of an auxiliary circuit. It will supply the gate terminals of Q3 and Q4 transistors, forcing them to enter in conduction. The start-up circuit is designed in order to operate only at the starting moment, being deactivated when entering in normal operation. This circuit is formed by the transistors

Q38, Q39 and Q40. Q38 works like an active load for Q40. Q39 supplies the polarization for the gate of transistors Q3/Q4 during the startup process. The Bandgap reference including a start-up circuit is depicted in the figure 2,




Figure 2. Schematic with start-up circuit

Additionally all the parallel transistors with Q₅ and the trim circuit are shown in the figure 3,




Figure 3. Transistors in parallel with Q₅ and the Trim circuit.

5. Simulations and Measurement Results

We fabricated a test chip with analog circuits and test vehicles in AMS0.35μm CMOS technology. The chip is composed by analog blocks such as: OTAs, Comparators, Gm-C Filters, TAT and T-Shape Transistors and a Bandgap Reference. Figure 4 shows the chip micrograph. All modules fitted to 4.55 mm² of total area. However, the Bandgap Reference Circuit fits an area of 350x400μm (0.14mm²).




Figure 4. Analog test chip micrograph.

5.1 Temperature Variation

The curves in figure 5 present the simulated output voltage V_{REF} as a function of the temperature for all values of the trim circuit. We are able to adjust our stable voltage reference in 16 discrete levels.




Figure 5. all possible combinations of the trim circuit

Figure 6 shows the variation of the zero-drift point of each of the 16 bandgap curves (Fig. 5). The circuit works in a wide range of temperatures from -75°C to 75°C. For instance, we are able to set up an application specific bandgap circuit according their working temperature.




Figure 6. $V_{REF}/trim$ range versus Temperature

Finally, in order to ensure the values found by our design methodology in figure 7 is shown the Monte Carlo analyses. We have used Monte Carlo Resistor and MOS/Bipolar Transistor models. This simulation was done only for one trim configuration (trim=1001), because the value of its zero-drift point is basically at room temperature.




Figure 7. Monte Carlo Histogram analysis

In order to resume the estimated, simulated, and measured values we put together our results in the next tables II and III:

TABLE II. SUMMARY OF MEASURED AND SIMULATED RESULTS

	Simulated	Measured
V_{REF} (T=27°C) trim=0000	1.1890V	1.1732V
TC (trim=0000)	40ppm/°C	47ppm/°C
Supply Dependence	1%/°C	1%/°C
I_{DD} (T=27°C@ V_{DD} =3.3V)	350μA	420μA
Start-up time	2us	6.35us

TABLE III. SUMMARY OF ESTIMATED, SIMULATED AND MEASURED RESULTS FOR STATISTICAL REQUIREMENTS

	Estimated	Simulated	Measured
MonteCarlo mean	1,22300V	1,20714V	-
MonteCarlo σ	60mV (5%)	203,617mV (17%)	-
V_{FS}	60mV	64mV	61mV
V_{LSB}	6mV	3,5mV	4,3mV

6. Conclusion

A new methodology concerning the mismatching among components was analyzed. It was developed an analytical expression based on the Pelgrom MOS transistor-mismatching model and inserted as a design variable in the design of a Bandgap Reference. The circuit was implemented in AMS 0.35μm CMOS technology. To strengthen the maximum matching among their components it also includes a trim circuit. The final circuit has the large area of 350x400μm (0.14mm²) due to our matching requirements. Observing the results, the values concerning mismatch modeling, Monte Carlo analysis and measured results are a little bit disjointed. This might be happened due to some weak point in our mismatch-model. On account of our large circuit area, some characteristics like distance consideration could be the reason of this difference. However, the statistical model (Monte Carlo model) provided by the foundry (AMS) could be also a weak point considered. Therefore, the trim circuit matches with all our expectations.

Acknowledgment

The authors would like to thank the Brazilian National Science Foundation's: CNPq and CAPES for their support and assistance.

7. References

- [1] Gupta, V.; Rincon-Mora, G.A., "Predicting and designing for the impact of process variations and mismatch on the trim range and yield of bandgap references," Quality of Electronic Design, 2005. ISQED 2005. Sixth International Symposium on, vol., no.pp. 503- 508, 21-23 March 2005.

- [2] Roma, C.; Daglio, P.; De Sandre, G.; Pasotti, M.; Poles, M., "How circuit analysis and yield optimization can be used to detect circuit limitations before silicon results," *Quality of Electronic Design*, 2005. ISQED 2005. Sixth International Symposium on , vol., no.pp. 107-112, 21-23 March 2005.
- [3] Pelgrom, M.J.M.; Tuinhout, H.P.; Vertregt, M., "Transistor matching in analog CMOS applications," *Electron Devices Meeting*, 1998. IEDM '98 Technical Digest., International, vol., no.pp.915-918, 6-9 Dec 1998.
- [4] H.-S. P. Wong, D. J. Frank, P. M. Solomon, C. H. J. Wann, and J. J. Welser, "Nanoscale CMOS," *Proc. IEEE*, vol. 87, no. 4, pp. 737-742, 1998.
- [5] Pelgrom, M.J.M.; Duinmaijer, A.C.J.; Welbers, A.P.G., "Matching properties of MOS transistors," *Solid-State Circuits, IEEE Journal of*, vol.24, no.5pp. 1433- 1439, Oct 1989.
- [6] K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, "Characterization and modeling of mismatch in MOS transistors for precision analog design," *IEEE J. Solid-State Circuits*, vol. SSC-21, pp. 1057-1066, 1986.
- [7] Kinget, P.R., "Device mismatch and tradeoffs in the design of analog circuits," *Solid-State Circuits, IEEE Journal of*, vol.40, no.6pp. 1212-1224, June 2005.
- [8] Sengupta, S.; Carastro, L.; Allen, P.E., "Design considerations in bandgap references over process variations," *Circuits and Systems*, 2005. ISCAS 2005. IEEE International Symposium on, vol., no.pp. 3869- 3872 Vol. 4, 23-26 May 2005.
- [9] Oehm J.; Grünebaum U., "Statistical Analysis and Optimization of a Bandgap Reference for VLSI Applications," *Analog Integrated Circuits and Signal Processing*, Volume 29, Issue 3, Pages: 213 – 220, December 2001
- [10] Gregoire, B.R., "Optimum area allocation for minimum mismatch [IC device area optimization]," *Custom Integrated Circuits Conference*, 2004. Proceedings of the IEEE 2004 , vol., no.pp. 643- 646, 3-6 Oct. 2004.
- [11] B.S. Song, P.R. Gray "A Precision Curvature-Compensated CMOS Bandgap Reference", *IEEE Journal of Solid-State Circuits*, Vol. SC-18, No 6, December 1984, pages 634-643.
- [12] Tsvividis, Y.P.; Ulmer, R.W., "A CMOS voltage reference," *Solid-State Circuits, IEEE Journal of* , vol.13, no.6pp. 774- 778, Dec 1978.
- [13] Malcovati, P.; Maloberti, F.; Fiocchi, C.; Pruzzi, M., "Curvature-compensated BiCMOS bandgap with 1-V supply voltage," *Solid-State Circuits, IEEE Journal of* , vol.36, no.7pp.1076-1081, Jul 2001.
- [14] Vittoz, E.A.; Neyroud, O., "A low-voltage CMOS bandgap reference," *Solid-State Circuits, IEEE Journal of* , vol.14, no.3pp. 573- 579, Jun 1979.
- [15] Siew Kuok Hoon; Jun Chen; Maloberti, F., "An improved bandgap reference with high power supply rejection," *Circuits and Systems*, 2002. ISCAS 2002. IEEE International Symposium on, vol.5, no.pp. V-833- V-836 vol.5, 2002.
- [16] Rincon-Mora, G.A. "Voltage References: From Diodes to Precision High-Order Bandgap Circuits," *IEEE Press, John Wiley & Sons, Inc.*, 2002, Pages:192.
- [17] Sen-Wen Hsiao; Yen-Chih Huang; Liang, D.; Chen, H.-W.K.; Hsin-Shu Chen, "A 1.5-V 10-ppm/°C 2nd-Order Curvature-Compensated CMOS Bandgap Reference with Trimming," *Circuits and Systems*, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on , vol., no.pp. 565- 568, 21-24 May 2006.