

CPIC

CAVE CREEK PLUG IN CARD (REV 1.2)

REVISION HISTORY:

REV0.5	INITIAL CUSTOMER RELEASE
REV0.6	CHANGES BASED ON TESTING OF REV A BUILD 1
REV1.0	CHANGES BASED ON TESTING OF REV A BUILD 2 (POWER SEQUENCE DIAGRAM & 4 BOM STUFFING DEFAULTS FOR R261, R122, R149, R150)
REV1.1	UPDATED CAVE CREEK SYMBOL, ADDED VSS CONNECTIONS ON SYMBOL SECTION 12
REV1.2	UPDATE CPIC VCC1P0_PWR SUPPLY TO SUPPORT GREATER THAN 10A CAVE CREEK B0 ICC CURRENTS

INTEL CONFIDENTIAL

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:11		SHEET 1 of 34	

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked reserved or undefined. Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document contains information on products in the design phase of development.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See http://www.intel.com/products/processor_number for details.

Code Names are for use by Intel to identify products, platforms, programs, services, etc. (products) in development by Intel that have not been made commercially available to the public, i.e., announced, launched or shipped. They are never to be used as commercial names for products or intended to function as trademarks.

Intel, Intel logo, and Xeon are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright 2008, Intel Corporation. All rights reserved.

DISCLAIMER

INTEL CONFIDENTIAL


Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.1
DATE 2-22-2012_11:11		SHEET 2 of 34	

PAGE	DESCRIPTION
1	TITLE PAGE
2	DISCLAIMER
3	TABLE OF CONTENTS
4	CPIC BLOCK DIAGRAM
5	CPIC ROWER-ON SEQUENCE
6	-----
7	GBE & CRU CLOCKS
8	PCIE GEN2 EDGE X16
9	PCIE X16 TX AC CAPS
10	-----
11	PCH PCIE
12	PCH GBE
13	PCH UNUSED SIGNALS
14	PCH TEST
15	PCH POWER & FILTERS
16	PCH POWER & PILTERS
17	PCH GROUND
18	PCH GBE LEDS
19	PCH SMBUS & XDP1
20	-----
21	POWER 5.0V AND 3.3V
22	POWER 1.8V AND 1.05V
23	POWER 1.0V REGULATOR
24	POWER GOOD & RESET BUFF
25	POWER SEQUENCE DELAYS
26	POWER LEDS
27	-----
28	GBE PHY SGMII
29	GBE PHY & CLOCK
30	GBE PHY POWER & DECOUPLE
31	GBE EEPROM & SPI FLASH
32	GBE LAN PORT 0 & 1
33	GBE LAN PORT 2 & 3
34	GBE LAN LEDS

TABLE OF CONTENTS

INTEL CONFIDENTIAL

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:11		SHEET 3 of 34	



CPIC Design Requirements:

- **Form Factor:** shall comply with standard Height/ Half Length per PCI-Express* Gen II specification
- **Backplane:** shall operate in x16 slot standard mechanical environment and (x1, x4, x8) slot with adapter
- **Front Panel:** shall provide four 10/100/1000 Ethernet RJ-45 connectors utilizing all Cave Creek 1GbE ports
- **Memory:** shall support a EEPROM for storing configuration information for all four Ethernet MACs.
- **Validation:** shall support an XDP port for debug and test, including headers for supplies and key signals.
- **Voltage:** shall operate using 12V and 3V as defined by the PCI-express Generation II Base Specification.
- **Power:** shall have a maximum thermal budget of 15W @ 55°C

CPIC BLOCK DIAGRAM & REQUIREMENTS (3/17/10)

CPIC BLOCK DIAGRAM

INTEL CONFIDENTIAL

Prepared For:		Prepared By:	
Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE			
CPIC			
SIZE	DWG NO		REV
B	453503		1.2
DATE	2-22-2012_11:11		SHEET 4 of 34

The diagram illustrates the power-up sequence and reset signal requirements for the CPIC. It shows the following components and signals:

- Power Sources:** 12V from PCIe Edge, 12V from Molex Conn, 3.3V from PCIe Edge.
- Regulators:**
 - 3.3V (5A) TI Switching Regulator (IN, EN, OUT)
 - 5V (5A) TI Switching Regulator (IN, EN, OUT)
 - 1.8V (3A) TI LDO Regulator (IN, EN, OUT)
 - 1.0V (10A) Lin Tech Switching Regulator (IN, EN, OUT)
 - 1.05V (2A) TI LDO Regulator (IN, EN, OUT)
- Signals and Timing:**
 - VCC12_PS:** 12V supply line.
 - VCC5_PWR:** 5V supply line.
 - VCC3P3_PWR (CPIC @0.2A max):** 3.3V supply line.
 - EP_PWROK:** Asserts 52ms after 5.0V and 3.3V stable.
 - EP_MAIN_PWROK_R:** Asserts 0ns after EP_PWROK asserts.
 - EP_CRU_EN:** Asserts 10ms after EP_PWROK asserts.
 - GBE_AUX_PWR_AVAIL:** Asserts 0ns after 3.3V stable.
 - GBE_AUX_PWROK:** Asserts 12ms after 3.3V/1.8V/1.05V/1.0V stable.
 - VCC1P8_PWR (CPIC @1.1A max):** 1.8V supply line.
 - VCC1P05_PWR (CPIC @0.5A max):** 1.05V supply line.
 - VCC1P0_PWR (CPIC @6.7A max):** 1.0V supply line.

CAVE CREEK RESET SIGNAL REQUIREMENTS:

- 1: GBE_AUX_PWR_AVAIL asserts 0ns after 3.3V stable
- 2: GBE_CLK enabled after GBE_AUX_PWR_AVAIL asserts
- 3: GBE_AUX_PWROK asserts 12ms after 3.3/1.8/1.05/1.0V stable
- 4: EP_PWROK asserts 52ms after 5.0V and 3.3V stable
- 5: EP_MAIN_PWROK_R asserts 0ns after EP_PWROK asserts
- 6: EP_CRU_EN asserts 10ms after EP_PWROK asserts

CPIC TIMING

The timing diagram illustrates the sequence of power-up events. The signals are as follows:

- VCC12 & VCC3P3_EDGE**: A square wave signal.
- VCC5_PWR**: Transitions from low to high at +10ms relative to the edge.
- VCC3P3_PWR**: Transitions from high to low at +10ms relative to the edge.
- VCC1P8_PWR**: Transitions from high to low at +0ns relative to the edge.
- VCC1P05_PWR**: Transitions from high to low at +0ns relative to the edge.
- VCC1P0_PWR**: Transitions from high to low at +0ns relative to the edge. An optional 5V EN signal is shown as a dashed line.
- GBE_AUX_PWR_AVAIL**: Transitions from high to low at +0ns relative to the edge.
- GBE_AUX_PWROK**: Transitions from low to high at +12ms relative to the edge.
- EP_PWROK**: Transitions from low to high at +52ms relative to the edge.
- EP_MAIN_PWROK_R**: Transitions from low to high at +0ns relative to the edge.
- EP_CRU_EN**: Transitions from low to high at +10ms relative to the edge.

INTEL CONFIDENTIAL


Prepared For:		Prepared By:	
Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE			
CPIC			
SIZE	DWG NO		REV
B	453503		1.2
DATE		SHEET	
2-22-2012_11:11		5 of 34	

CLOCKS & PCIE X16 INTERFACE

BLANK
INTEL CONFIDENTIAL

Prepared For:		Prepared By:	
Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE			
CPIC			
SIZE	DWG NO		REV
B	453503		1.2
DATE	2-22-2012_11:11		SHEET 6 of 34

CRU CLOCK CIRCUIT (50PPM OSC.)




DIFFERENTIAL OUTPUT TERMINATION TABLE

DIF Z0 (OHM)	RS(OHM)	RP(OHM)
85 OHMS *	27	43.2
100 OHMS	33	50

* = DEFAULT

GBE CLOCK CIRCUIT (50PPM OSC.)



DIFFERENTIAL OUTPUT TERMINATION TABLE

DIF Z0 (OHM)	RS(OHM)	RP(OHM)
85 OHMS *	27	43.2
100 OHMS	33	50

* = DEFAULT

GBE & CRU CLOCKS
INTEL CONFIDENTIAL

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:11	SHEET 7 of 34		


4

3

2





1

SU3
2D SERIAL NUMBER LABEL
0.375 X 0.375






+12V SPARE INPUT USING MOLEX

FERRIT BEAD INSTALLATION TABLE			* = DEFAULT
+12V SOURCE	FB1	FB2	
FROM PCI EDGE *	DEPOPULATE	INSTALL	
FROM MOLEX HDR	INSTALL	DEPOPULATE	



INSTALL J15 JUMPER
AS THE CPIC DEFAULT

INSTALL GBE_SMB JUMPERS
AS THE CPIC DEFAULT




PCIE GEN2
EDGE X16

PCIE GEN2 EDGE X16

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:11		SHEET 8 of 34	

INTEL CONFIDENTIAL



PCIE X16 TX AC CAPS

INTEL CONFIDENTIAL

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:11	SHEET 9 of 34		

4

3

2

1

1



PCH

3



2

1



BLANK
INTEL CONFIDENTIAL

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:11	SHEET 10 of 34		







VCC1P8_PWR

1 R257
10.5K
1%
0402

CAD NOTE:

* PLACE THIS RESISTOR NEAR PCH





SH 8 IN PCIE_EP_CLK100P
SH 8 IN PCIE_EP_CLK100N
PCIE_EP_ICOMPI



PCIE_EP_CLK100P
PCIE_EP_CLK100N
PCIE_EP_ICOMPI

CAVE CREEK
BGA942



1 OF 12



M41
P43
Y44

RSVD61

RSVD62



DNI R128
0 0603
JMPR

CAD NOTE:
THESE RESISTORS MUST BE
ACCESSIBLE FOR PROBING.

DNI R121
0 0603
JMPR

VCC1P8_PWR

PCIE_EP_VREF1P8
0 0603
JMPR

R258

1 C81
1.0uF
6.3V
20%
X5R
0402


1 C80
22uF
6.3V
20%
X5R
0805

CAD NOTE:
* PLACE THESE PARTS NEAR PCH
* PLACE THIS SIGNAL AWAY FROM THE
OTHERS AT LEAST 10 MILS TO 15 MILS

PCH PCIE

INTEL CONFIDENTIAL

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:11	SHEET 11 of 34		








B

B

A

A



PCH UNUSED SIGNALS

INTEL CONFIDENTIAL


Prepared For:		Prepared By:	
Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE			
CPIC			
SIZE	DWG NO		REV
B	453503		1.2
DATE	2-22-2012_11:11		SHEET 13 of 34

B

B

A

A



CAD NOTE:
* PLACE ALL 1UF CAPS UNDER THE PCH
ON THE BOTTOM
* PLACE ALL 10UF & 22UF CAPS AT THE EDGE
OF THE PCH

PCH POWER & FILTERS

INTEL CONFIDENTIAL

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:13		SHEET 15 of 34	

B

B

A

A


VCC1P05_PWR

VCC1P8_PWR

VCC1P8_PWR

VCC3P3_PWR

VCC1P05_PWR



CAD NOTE:
* PLACE ALL 1UF CAPS UNDER THE PCH
ON THE BOTTOM
* PLACE ALL 10UF & 22UF CAPS AT THE EDGE
OF THE PCH


PCH POWER & FILTERS

INTEL CONFIDENTIAL

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:22		SHEET 16 of 34	


B

A




4

4



3

3




PCH GROUND

INTEL CONFIDENTIAL

2

2




B

A

1

1

GBE POWER LEDS





PCH GBE POWER LEDS

INTEL CONFIDENTIAL

Prepared For:		Prepared By:	
Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE			
CPIC			
SIZE	DWG NO	REV	
B	453503	1.2	
DATE	2-22-2012_11:11	SHEET	18 of 34

XDP1 (PCH)



PCH SMBUS & XDP1

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:11	SHEET 19 of 34		

INTEL CONFIDENTIAL

4

3

2

1

1

B

B

A

A

POWER GOOD & SUPPLY

BLANK
INTEL CONFIDENTIAL

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:11		SHEET 20 of 34	



4

3

2

1

1




POWER 5.0V and 3.3V
INTEL CONFIDENTIAL

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:11		SHEET 21 of 34	


1.8V REGULATOR (1.8A MAX FOR CPIC)

$V_{OUT} = 0.8 * (1 + R_{FB} / R_{OF})$



1.05V REGULATOR (0.5A MAX FOR CPIC)

$V_{OUT} = 0.8 * (1 + R_{FB} / R_{OF})$




POWER 1.8V and 1.05V

Prepared For:		Prepared By:	
Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE			
CPIC			
SIZE	DWG NO		REV
B	453503		1.2
DATE	2-22-2012_11:11		SHEET 22 of 34

INTEL CONFIDENTIAL

1.0V REGULATOR (13.2A MAX FOR CPIC)




POWER 1.0V REGULATOR

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:42	SHEET 23 of 34		


INTEL CONFIDENTIAL

GBE_AUX_PWR_AVAIL


PCH POWER GOOD LOGIC



GBE_AUX_PWROK



EP_MAIN_PWROK




POWER SEQUENCE DELAYS

INTEL CONFIDENTIAL

Prepared For:		Prepared By:	
Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE			
CPIC			
SIZE	DWG NO		REV
B	453503		1.2
DATE	2-22-2012_11:11		SHEET 25 of 34

LEDS AND HEADERS



POWER LEDS
INTEL CONFIDENTIAL

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:11	SHEET 26 of 34		

4

3

2

1

1

B

B

GBE QUAD PHY

A

A

BLANK
INTEL CONFIDENTIAL

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:11	SHEET 27 of 34		

4

3

2

1


1

B

B

A


A



GBE PHY SGMII

INTEL CONFIDENTIAL

Prepared For:		Prepared By:	
Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE			
CPIC			
SIZE	DWG NO		REV
B	453503		1.2
DATE		SHEET	
2-22-2012_11:11		28 of 34	



GBE JTAG HEADER

GBE PHY & CLOCK
INTEL CONFIDENTIAL

Prepared For:		Prepared By:	
Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE			
CPIC			
SIZE	DWG NO		REV
B	453503		1.2
DATE	2-22-2012_11:11	SHEET	29 of 34




B

B

A

A



INTEL CONFIDENTIAL

GBE EEPROM & SPI FLASH


Prepared For:		Prepared By:	
Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE			
CPIC			
SIZE	DWG NO		REV
B	453503		1.2
DATE		SHEET	
2-22-2012_11:11		31 of 34	

4

3


2

1



LED	COLOR	ON	OFF	BLINK
LED_0	GREEN	1000 LINK	10 LINK	N/A
LED_1	ORANGE	100 LINK	10 LINK	N/A
LED_3	YELLOW	LINK	NO LINK	ACTIVITY

KEEP LED LINES AWAY FROM MDI P/N LINES
TO AVOID SIGNAL CROSSTALK



GBE LAN PORT 0 & 1

INTEL CONFIDENTIAL

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:11		SHEET 32 of 34	

4


3

2

1

B

B




KEEP LED LINES AWAY FROM MDI P/N LINES
TO AVOID SIGNAL CROSSTALK

LED	COLOR	ON	OFF	BLINK
LED_0	GREEN	1000 LINK	10 LINK	N/A
LED_1	ORANGE	100 LINK		N/A
LED_3	YELLOW	LINK	NO LINK	ACTIVITY

A

A



GBE LAN PORT 2 & 3

INTEL CONFIDENTIAL

Prepared For: Intel Corporation 5000 W. Chandler Blvd Chandler, AZ 85226 www.intel.com		Prepared By: ADI Engineering, Inc. 1758 Worth Park Charlottesville, VA 22911 www.adiengineering.com	
TITLE CPIC			
SIZE B	DWG NO 453503		REV 1.2
DATE 2-22-2012_11:11		SHEET 33 of 34	

4

3

2

1

4

3

2

1

