

KCU105 EVALUATION PLATFORM HW-U1-KCU105

(KU040-FFVA1156)

DISCLAIMER:


XILINX IS DISCLOSING THIS USER GUIDE, MANUAL, RELEASE NOTE, SCHEMATIC, AND/OR SPECIFICATION (THE "DOCUMENTATION") TO YOU SOLELY FOR USE IN THE DEVELOPMENT OF DESIGNS TO OPERATE WITH XILINX HARDWARE DEVICES. YOU MAY NOT REPRODUCE, DISTRIBUTE, REPUBLISH, DOWNLOAD, DISPLAY, POST, OR TRANSMIT THE DOCUMENTATION IN ANY FORM OR BY ANY MEANS INCLUDING, BUT NOT LIMITED TO, ELECTRONIC, MECHANICAL, PHOTOCOPYING, RECORDING, OR OTHERWISE, WITHOUT THE PRIOR WRITTEN CONSENT OF XILINX. XILINX EXPRESSLY DISCLAIMS ANY LIABILITY ARISING OUT OF YOUR USE OF THE DOCUMENTATION. XILINX RESERVES THE RIGHT, AT ITS SOLE DISCRETION, TO CHANGE THE DOCUMENTATION WITHOUT NOTICE AT ANY TIME. XILINX ASSUMES NO OBLIGATION TO CORRECT ANY ERRORS CONTAINED IN THE DOCUMENTATION, OR TO ADVISE YOU OF ANY CORRECTIONS OR UPDATES. XILINX EXPRESSLY DISCLAIMS ANY LIABILITY IN CONNECTION WITH TECHNICAL SUPPORT OR ASSISTANCE THAT MAY BE PROVIDED TO YOU IN CONNECTION WITH THE DOCUMENTATION.


THE DOCUMENTATION IS DISCLOSED TO YOU "AS-IS" WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.

THE XILINX HARDWARE, FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE XILINX DATA SHEET.

ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

			
TITLE: Title Page		ASSY P/N: 0431811	
SCHEM, ROHS COMPLIANT		PCB P/N: 1280723	
HW-U1-KCU105_REV1_1		SCH P/N: 0381556	
		TEST P/N: TSS0165	
DATE: 05/20/2015:19:32		VER:	1.1
SHEET SIZE: B		REV:	02
SHEET	1	OF	66
		DRAWN BY:	BF



Bank 0 HR

SOC_KU040_FFVA1156_IRON_REVD


BANK 0
XCKU040FFVA1156

PUDC_B_0_R7
POR_OVERRIDE_P7
RDWR_FCS_B_0_U7
DXP_Y12
DXN_Y11
VCCADC_U12
GNDADC_U11
VREFN_V11
VREFP_W12
VP_V12
VN_W11
VBATT_AD7
CCLK_0_AA9
TCK_0_AC9
TMS_0_W9
TDO_0_U9
TDI_0_V9
INIT_B_0_V7
PROGRAM_B_0_T7
CFGBVS_0_W7
DONE_0_N7
D03_0_Y7
D02_0_AA7
D01_DIN_0_AB7
D00_MOSI_0_AC7
M2_0_M7
M1_0_L7
M0_0_K7


U1

SOC_IRONWOOD_FF1156



POR_OVERRIDE select
Default: 2-3 GND
PCIe Test Header



LAYOUT: Place CCLK termination pads
after last QSPI device



SYSMON I2C Address jumpers



FPGA Bank 0



TITLE: FPGA Bank 0
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1
ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 3 OF 66	DRAWN BY: BF

Layout: Place resistor and capacitor for VREF

Underneath the FPGA via array
right next to the via


Bank 44 HP

SOC_KU040_FFVA1156_IRON_REVD

BANK 44
XCKU040FFVA1156

IO_L24P_T3U_N10_44_AN23	AN23
IO_L24N_T3U_N11_44_AP23	AP23
IO_T3U_N12_44_AM25	AM25
IO_L23P_T3U_N8_44_AP24	AP24
IO_L23N_T3U_N9_44_AP25	AP25
IO_L22P_T3U_N6_DBC_AD0P_44_AP20	AP20
IO_L22N_T3U_N7_DBC_AD0N_44_AP21	AP21
IO_L21P_T3L_N4_AD8P_44_AM24	AM24
IO_L21N_T3L_N5_AD8N_44_AN24	AN24
IO_L20P_T3L_N2_AD1P_44_AM22	AM22
IO_L20N_T3L_N3_AD1N_44_AN22	AN22
IO_L19P_T3L_N0_DBC_AD9P_44_AM21	AM21
IO_L19N_T3L_N1_DBC_AD9N_44_AN21	AN21
IO_L18P_T2U_N10_AD2P_44_AL24	AL24
IO_L18N_T2U_N11_AD2N_44_AL25	AL25
IO_L17P_T2U_N8_AD10P_44_AL22	AL22
IO_L17N_T2U_N9_AD10N_44_AL23	AL23
IO_L16P_T2U_N6_QBC_AD3P_44_AJ20	AJ20
IO_L16N_T2U_N7_QBC_AD3N_44_AK20	AK20
IO_L15P_T2L_N4_AD11P_44_AL20	AL20
IO_L15N_T2L_N5_AD11N_44_AM20	AM20
IO_L14P_T2L_N2_GC_44_AK22	AK22
IO_L14N_T2L_N3_GC_44_AK23	AK23
IO_T2U_N12_44_AK25	AK25
IO_L13P_T2L_N0_GC_QBC_44_AJ21	AJ21
IO_L13N_T2L_N1_GC_QBC_44_AK21	AK21
IO_L12P_T1U_N10_GC_44_AH22	AH22
IO_L12N_T1U_N11_GC_44_AH23	AH23
IO_T1U_N12_44_AF25	AF25
IO_L11P_T1U_N8_GC_44_AJ23	AJ23
IO_L11N_T1U_N9_GC_44_AJ24	AJ24
IO_L10P_T1U_N6_QBC_AD4P_44_AH24	AH24
IO_L10N_T1U_N7_QBC_AD4N_44_AJ25	AJ25
IO_L9P_T1L_N4_AD12P_44_AG24	AG24
IO_L9N_T1L_N5_AD12N_44_AG25	AG25
IO_L8P_T1L_N2_AD5P_44_AF23	AF23
IO_L8N_T1L_N3_AD5N_44_AF24	AF24
IO_L7P_T1L_N0_QBC_AD13P_44_AE25	AE25
IO_L7N_T1L_N1_QBC_AD13N_44_AE26	AE26
IO_L6P_T0U_N10_AD6P_44_AF22	AF22
IO_L6N_T0U_N11_AD6N_44_AG22	AG22
IO_L5P_T0U_N8_AD14P_44_AE22	AE22
IO_L5N_T0U_N9_AD14N_44_AE23	AE23
IO_L4P_T0U_N6_DBC_AD7P_44_AG21	AG21
IO_L4N_T0U_N7_DBC_AD7N_44_AH21	AH21
IO_L3P_T0L_N4_AD15P_44_AD20	AD20
IO_L3N_T0L_N5_AD15N_44_AE20	AE20
IO_L2P_T0L_N2_44_AF20	AF20
IO_L2N_T0L_N3_44_AG20	AG20
IO_T0U_N12_VRP_44_AD24	AD24
IO_L1P_T0L_N0_DBC_44_AD21	AD21
IO_L1N_T0L_N1_DBC_44_AE21	AE21
VREF_44_AD23	AD23


DDR4_DQ25	DDR4_DQ27
DDR4_DQ30	DDR4_DQ28
DDR4_DQS3_T	DDR4_DQS3_C
DDR4_DQ24	DDR4_DQ26
DDR4_DQ31	DDR4_DQ29
DDR4_DM3	PMOD0_1_LS
DDR4_DQ21	DDR4_DQ17
DDR4_DQ16	DDR4_DQ23
DDR4_DQS2_T	DDR4_DQS2_C
DDR4_DQ22	DDR4_DQ18
DDR4_DQ18	DDR4_DQ20
DDR4_DQ19	PMOD0_0_LS
DDR4_DM2	DDR4_DQ14
DDR4_DQ12	PMOD0_5_LS
DDR4_DQ10	DDR4_DQ8
DDR4_DQ8	DDR4_DQS1_T
DDR4_DQS1_C	DDR4_DQ9
DDR4_DQ15	DDR4_DQ11
DDR4_DQ11	DDR4_DQ13
DDR4_DM1	PMOD0_4_LS
DDR4_DQ2	DDR4_DQ6
DDR4_DQ4	DDR4_DQ0
DDR4_DQ0	DDR4_DQS0_T
DDR4_DQS0_C	DDR4_DQ5
DDR4_DQ7	DDR4_DQ3
DDR4_DQ1	VRP_44
DDR4_DM0	PMOD0_6_LS



VCC1V2_FPGA	AE24
	AF21
	AH25
	AJ22
	AM23
	AN20

U1

SOC_IRONWOOD_FF1156



Bank 45 HP

SOC_KU040_FFVA1156_IRON_REVD



BANK 45
XCKU040FFVA1156

IO_L24P_T3U_N10_45_AD16	AD16
IO_L24N_T3U_N11_45_AD15	AD15
IO_T3U_N12_45_AD14	AD14
IO_L23P_T3U_N8_45_AE17	AE17
IO_L23N_T3U_N9_45_AF17	AF17
IO_L22P_T3U_N6_DBC_AD0P_45_AE16	AE16
IO_L22N_T3U_N7_DBC_AD0N_45_AE15	AE15
IO_L21P_T3L_N4_AD8P_45_AE18	AE18
IO_L21N_T3L_N5_AD8N_45_AF18	AF18
IO_L20P_T3L_N2_AD1P_45_AF15	AF15
IO_L20N_T3L_N3_AD1N_45_AF14	AF14
IO_L19P_T3L_N0_DBC_AD9P_45_AD19	AD19
IO_L19N_T3L_N1_DBC_AD9N_45_AD18	AD18
IO_L18P_T2U_N10_AD2P_45_AG15	AG15
IO_L18N_T2U_N11_AD2N_45_AG14	AG14
IO_L17P_T2U_N8_AD10P_45_AG19	AG19
IO_L17N_T2U_N9_AD10N_45_AH19	AH19
IO_L16P_T2U_N6_QBC_AD3P_45_AJ15	AJ15
IO_L16N_T2U_N7_QBC_AD3N_45_AJ14	AJ14
IO_L15P_T2L_N4_AD11P_45_AG17	AG17
IO_L15N_T2L_N5_AD11N_45_AG16	AG16
IO_L14P_T2L_N2_GC_45_AH16	AH16
IO_L14N_T2L_N3_GC_45_AJ16	AJ16
IO_T2U_N12_45_AH14	AH14
IO_L13P_T2L_N0_GC_QBC_45_AH18	AH18
IO_L13N_T2L_N1_GC_QBC_45_AH17	AH17
IO_L12P_T1U_N10_GC_45_AK17	AK17
IO_L12N_T1U_N11_GC_45_AK16	AK16
IO_T1U_N12_45_AJ19	AJ19
IO_L11P_T1U_N8_GC_45_AJ18	AJ18
IO_L11N_T1U_N9_GC_45_AK18	AK18
IO_L10P_T1U_N6_QBC_AD4P_45_AL18	AL18
IO_L10N_T1U_N7_QBC_AD4N_45_AL17	AL17
IO_L9P_T1L_N4_AD12P_45_AK15	AK15
IO_L9N_T1L_N5_AD12N_45_AL15	AL15
IO_L8P_T1L_N2_AD5P_45_AL19	AL19
IO_L8N_T1L_N3_AD5N_45_AM19	AM19
IO_L7P_T1L_N0_QBC_AD13P_45_AL14	AL14
IO_L7N_T1L_N1_QBC_AD13N_45_AM14	AM14
IO_L6P_T0U_N10_AD6P_45_AP16	AP16
IO_L6N_T0U_N11_AD6N_45_AP15	AP15
IO_L5P_T0U_N8_AD14P_45_AM16	AM16
IO_L5N_T0U_N9_AD14N_45_AM15	AM15
IO_L4P_T0U_N6_DBC_AD7P_45_AN18	AN18
IO_L4N_T0U_N7_DBC_AD7N_45_AN17	AN17
IO_L3P_T0L_N4_AD15P_45_AM17	AM17
IO_L3N_T0L_N5_AD15N_45_AN16	AN16
IO_L2P_T0L_N2_45_AN19	AN19
IO_L2N_T0L_N3_45_AP18	AP18
IO_T0U_N12_VRP_45_AP19	AP19
IO_L1P_T0L_N0_DBC_45_AN14	AN14
IO_L1N_T0L_N1_DBC_45_AP14	AP14
VREF_45_AF19	AF19


VCC1V2_FPGA	AD17
	AE14
	AG18
	AH15
	AK19
	AL16
	AP17

U1

SOC_IRONWOOD_FF1156



DDR4_A14_WE_B	DDR4_CKE
DDR4_A0	DDR4_BA0
DDR4_CK_T	DDR4_CK_C
DDR4_A2	DDR4_A8
DDR4_A10	DDR4_A16_RAS_B
DDR4_A11	DDR4_PAR
DDR4_BG0	DDR4_A15_CAS_B
DDR4_A13	DDR4_A9
DDR4_A3	DDR4_A12
DDR4_A7	DDR4_A4
DDR4_TEN	DDR4_ALERT_B
DDR4_ACT_B	PMOD0_2_LS
DDR4_A1	DDR4_A5
SYSCLK_300_P	SYSCLK_300_N
NC	DDR4_ODT
NC	DDR4_A6
NC	DDR4_RESET_B
NC	DDR4_BA1
NC	DDR4_CS_B
PMOD0_3_LS	PMOD1_0_LS
PMOD1_1_LS	PMOD1_2_LS
PMOD1_3_LS	PMOD1_4_LS
PMOD1_5_LS	PMOD1_6_LS
PMOD1_7_LS	PMOD0_7_LS
GPIO_DIP_SW0	GPIO_DIP_SW1
GPIO_DIP_SW2	VRP_45
GPIO_DIP_SW3	



FPGA Banks 44 45



TITLE: FPGA Banks 44 45 SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1	ASSY P/N: 0431811 PCB P/N: 1280723 SCH P/N: 0381556 TEST P/N: TSS0165
---	--

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 4 OF 66	DRAWN BY: BF

Bank 46 HP

SOC_KU040_FFVA1156_IRON_REVD

BANK 46
XCKU040FFVA1156



IO_L24P_T3U_N10_46_AL34	AL34
IO_L24N_T3U_N11_46_AM34	AM34
IO_T3U_N12_46_AK33	AK33
IO_L23P_T3U_N8_46_AM32	AM32
IO_L23N_T3U_N9_46_AN32	AN32
IO_L22P_T3U_N6_DBC_AD0P_46_AN34	AN34
IO_L22N_T3U_N7_DBC_AD0N_46_AP34	AP34
IO_L21P_T3L_N4_AD8P_46_AN31	AN31
IO_L21N_T3L_N5_AD8N_46_AP31	AP31
IO_L20P_T3L_N2_AD1P_46_AN33	AN33
IO_L20N_T3L_N3_AD1N_46_AP33	AP33
IO_L19P_T3L_N0_DBC_AD9P_46_AL32	AL32
IO_L19N_T3L_N1_DBC_AD9N_46_AL33	AL33
IO_L18P_T2U_N10_AD2P_46_AH34	AH34
IO_L18N_T2U_N11_AD2N_46_AJ34	AJ34
IO_L17P_T2U_N8_AD10P_46_AH31	AH31
IO_L17N_T2U_N9_AD10N_46_AH32	AH32
IO_L16P_T2U_N6_QBC_AD3P_46_AH33	AH33
IO_L16N_T2U_N7_QBC_AD3N_46_AJ33	AJ33
IO_L15P_T2L_N4_AD11P_46_AJ30	AJ30
IO_L15N_T2L_N5_AD11N_46_AJ31	AJ31
IO_L14P_T2L_N2_GC_46_AK31	AK31
IO_L14N_T2L_N3_GC_46_AK32	AK32
IO_T2U_N12_46_AH29	AH29
IO_L13P_T2L_N0_GC_QBC_46_AJ29	AJ29
IO_L13N_T2L_N1_GC_QBC_46_AK30	AK30
IO_L12P_T1U_N10_GC_46_AL30	AL30
IO_L12N_T1U_N11_GC_46_AM30	AM30
IO_T1U_N12_46_AM31	AM31
IO_L11P_T1U_N8_GC_46_AL29	AL29
IO_L11N_T1U_N9_GC_46_AM29	AM29
IO_L10P_T1U_N6_QBC_AD4P_46_AN29	AN29
IO_L10N_T1U_N7_QBC_AD4N_46_AP30	AP30
IO_L9P_T1L_N4_AD12P_46_AN27	AN27
IO_L9N_T1L_N5_AD12N_46_AN28	AN28
IO_L8P_T1L_N2_AD5P_46_AP28	AP28
IO_L8N_T1L_N3_AD5N_46_AP29	AP29
IO_L7P_T1L_N0_QBC_AD13P_46_AN26	AN26
IO_L7N_T1L_N1_QBC_AD13N_46_AP26	AP26
IO_L6P_T0U_N10_AD6P_46_AJ28	AJ28
IO_L6N_T0U_N11_AD6N_46_AK28	AK28
IO_L5P_T0U_N8_AD14P_46_AH27	AH27
IO_L5N_T0U_N9_AD14N_46_AH28	AH28
IO_L4P_T0U_N6_DBC_AD7P_46_AL27	AL27
IO_L4N_T0U_N7_DBC_AD7N_46_AL28	AL28
IO_L3P_T0L_N4_AD15P_46_AK26	AK26
IO_L3N_T0L_N5_AD15N_46_AK27	AK27
IO_L2P_T0L_N2_46_AM26	AM26
IO_L2N_T0L_N3_46_AM27	AM27
IO_T0U_N12_VRP_46_AG26	AG26
IO_L1P_T0L_N0_DBC_46_AH26	AH26
IO_L1N_T0L_N1_DBC_46_AJ26	AJ26
VREF_46_AG27	AG27

VCC1V2_FPGA

AG28	VCCO_46_AG28
AJ32	VCCO_46_AJ32
AK29	VCCO_46_AK29
AL26	VCCO_46_AL26
AM33	VCCO_46_AM33
AN30	VCCO_46_AN30
AP27	VCCO_46_AP27

U1

SOC_IRONWOOD_FF1156



Layout: Place resistor and capacitor for VREF
Underneath the FPGA via array
right next to the via

FPGA Bank 46



TITLE: FPGA Bank 46 SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1	ASSY P/N: 0431811 PCB P/N: 1280723 SCH P/N: 0381556 TEST P/N: TSS0165
---	--

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 5 OF 66	DRAWN BY: BF

Layout: Place resistor and capacitor for VREF
Underneath the FPGA via array
right next to the via

Bank 47 HP


SOC_KU040_FFVA1156_IRON_REV D

BANK 47
XCKU040FFVA1156

IO_L24P_T3U_N10_47_V26
IO_L24N_T3U_N11_47_W26
IO_T3U_N12_47_U29
IO_L23P_T3U_N8_47_V29
IO_L23N_T3U_N9_47_W29
IO_L22P_T3U_N6_DBC_AD0P_47_U26
IO_L22N_T3U_N7_DBC_AD0N_47_U27
IO_L21P_T3L_N4_AD8P_47_W28
IO_L21N_T3L_N5_AD8N_47_Y28
IO_L20P_T3L_N2_AD1P_47_U24
IO_L20N_T3L_N3_AD1N_47_U25
IO_L19P_T3L_N0_DBC_AD9P_47_V27
IO_L19N_T3L_N1_DBC_AD9N_47_V28
IO_L18P_T2U_N10_AD2P_47_V21
IO_L18N_T2U_N11_AD2N_47_W21
IO_L17P_T2U_N8_AD10P_47_T22
IO_L17N_T2U_N9_AD10N_47_T23
IO_L16P_T2U_N6_QBC_AD3P_47_V22
IO_L16N_T2U_N7_QBC_AD3N_47_V23
IO_L15P_T2L_N4_AD11P_47_U21
IO_L15N_T2L_N5_AD11N_47_U22
IO_L14P_T2L_N2_GC_47_W25
IO_L14N_T2L_N3_GC_47_Y25
IO_T2U_N12_47_Y21
IO_L13P_T2L_N0_GC_QBC_47_W23
IO_L13N_T2L_N1_GC_QBC_47_W24
IO_L12P_T1U_N10_GC_47_AA24
IO_L12N_T1U_N11_GC_47_AA25
IO_T1U_N12_47_Y22
IO_L11P_T1U_N8_GC_47_Y23
IO_L11N_T1U_N9_GC_47_AA23
IO_L10P_T1U_N6_QBC_AD4P_47_AB21
IO_L10N_T1U_N7_QBC_AD4N_47_AC21
IO_L9P_T1L_N4_AD12P_47_AA20
IO_L9N_T1L_N5_AD12N_47_AB20
IO_L8P_T1L_N2_AD5P_47_AC22
IO_L8N_T1L_N3_AD5N_47_AC23
IO_L7P_T1L_N0_QBC_AD13P_47_AA22
IO_L7N_T1L_N1_QBC_AD13N_47_AB22
IO_L6P_T0U_N10_AD6P_47_AB25
IO_L6N_T0U_N11_AD6N_47_AB26
IO_L5P_T0U_N8_AD14P_47_AA27
IO_L5N_T0U_N9_AD14N_47_AB27
IO_L4P_T0U_N6_DBC_AD7P_47_AC26
IO_L4N_T0U_N7_DBC_AD7N_47_AC27
IO_L3P_T0L_N4_AD15P_47_AB24
IO_L3N_T0L_N5_AD15N_47_AC24
IO_L2P_T0L_N2_47_AD25
IO_L2N_T0L_N3_47_AD26
IO_T0U_N12_VRP_47_AA28
IO_L1P_T0L_N0_DBC_47_Y26
IO_L1N_T0L_N1_DBC_47_Y27
VREF_47_V24

V26 FMC LPC LA09 P
W26 FMC LPC LA09 N
U29
V29 FMC LPC LA06 P
W29 FMC LPC LA06 N
U26 FMC LPC LA04 P
U27 FMC LPC LA04 N
W28 FMC LPC LA03 P
Y28 FMC LPC LA03 N
U24 FMC LPC LA08 P
U25 FMC LPC LA08 N
V27 FMC LPC LA05 P
V28 FMC LPC LA05 N
V21 FMC LPC LA11 P
W21 FMC LPC LA11 N
T22 FMC LPC LA10 P
T23 FMC LPC LA10 N
V22 FMC LPC LA07 P
V23 FMC LPC LA07 N
U21 FMC LPC LA14 P
U22 FMC LPC LA14 N
W25 FMC LPC LA01 CC P
Y25 FMC LPC LA01 CC N
Y21 ROTARY INCA
W23 FMC LPC LA00 CC P
W24 FMC LPC LA00 CC N
AA24 FMC LPC CLK0 M2C P
AA25 FMC LPC CLK0 M2C N
Y22 NC
Y23 NC
AA23 NC
AB21 FMC LPC LA16 P
AC21 FMC LPC LA16 N
AA20 FMC LPC LA13 P
AB20 FMC LPC LA13 N
AC22 FMC LPC LA12 P
AC23 FMC LPC LA12 N
AA22 FMC LPC LA02 P
AB22 FMC LPC LA02 N
AB25 FMC LPC LA15 P
AB26 FMC LPC LA15 N
AA27 NC
AB27 NC
AC26 NC
AC27 NC
AB24 NC
AC24 NC
AD25 NC
AD26 NC
AA28
Y26 NC
Y27 NC
V24

ROTARY INCB
VRP 47




VADJ_1V8_FPGA

T21
U28
V25
W22
AA26
AB23
AC20
VCCO_47_T21
VCCO_47_U28
VCCO_47_V25
VCCO_47_W22
VCCO_47_AA26
VCCO_47_AB23
VCCO_47_AC20

U1

SOC_IRONWOOD_FF1156



Bank 48 HP


SOC_KU040_FFVA1156_IRON_REV D

BANK 48
XCKU040FFVA1156

IO_L24P_T3U_N10_48_V31
IO_L24N_T3U_N11_48_W31
IO_T3U_N12_48_V32
IO_L23P_T3U_N8_48_U34
IO_L23N_T3U_N9_48_V34
IO_L22P_T3U_N6_DBC_AD0P_48_Y31
IO_L22N_T3U_N7_DBC_AD0N_48_Y32
IO_L21P_T3L_N4_AD8P_48_V33
IO_L21N_T3L_N5_AD8N_48_W34
IO_L20P_T3L_N2_AD1P_48_W30
IO_L20N_T3L_N3_AD1N_48_Y30
IO_L19P_T3L_N0_DBC_AD9P_48_W33
IO_L19N_T3L_N1_DBC_AD9N_48_Y33
IO_L18P_T2U_N10_AD2P_48_AC33
IO_L18N_T2U_N11_AD2N_48_AD33
IO_L17P_T2U_N8_AD10P_48_AA34
IO_L17N_T2U_N9_AD10N_48_AB34
IO_L16P_T2U_N6_QBC_AD3P_48_AA29
IO_L16N_T2U_N7_QBC_AD3N_48_AB29
IO_L15P_T2L_N4_AD11P_48_AC34
IO_L15N_T2L_N5_AD11N_48_AD34
IO_L14P_T2L_N2_GC_48_AB30
IO_L14N_T2L_N3_GC_48_AB31
IO_T2U_N12_48_AA33
IO_L13P_T2L_N0_GC_QBC_48_AA32
IO_L13N_T2L_N1_GC_QBC_48_AB32
IO_L12P_T1U_N10_GC_48_AC31
IO_L12N_T1U_N11_GC_48_AC32
IO_T1U_N12_48_AE31
IO_L11P_T1U_N8_GC_48_AD30
IO_L11N_T1U_N9_GC_48_AD31
IO_L10P_T1U_N6_QBC_AD4P_48_AE33
IO_L10N_T1U_N7_QBC_AD4N_48_AF34
IO_L9P_T1L_N4_AD12P_48_AE32
IO_L9N_T1L_N5_AD12N_48_AF32
IO_L8P_T1L_N2_AD5P_48_AF33
IO_L8N_T1L_N3_AD5N_48_AG34
IO_L7P_T1L_N0_QBC_AD13P_48_AG31
IO_L7N_T1L_N1_QBC_AD13N_48_AG32
IO_L6P_T0U_N10_AD6P_48_AF30
IO_L6N_T0U_N11_AD6N_48_AG30
IO_L5P_T0U_N8_AD14P_48_AD29
IO_L5N_T0U_N9_AD14N_48_AE30
IO_L4P_T0U_N6_DBC_AD7P_48_AF29
IO_L4N_T0U_N7_DBC_AD7N_48_AG29
IO_L3P_T0L_N4_AD15P_48_AC28
IO_L3N_T0L_N5_AD15N_48_AD28
IO_L2P_T0L_N2_48_AE28
IO_L2N_T0L_N3_48_AF28
IO_T0U_N12_VRP_48_AC29
IO_L1P_T0L_N0_DBC_48_AE27
IO_L1N_T0L_N1_DBC_48_AF27
VREF_48_AA30

V31 FMC LPC LA28 P
W31 FMC LPC LA28 N
V32
U34 FMC LPC LA29 P
V34 FMC LPC LA29 N
Y31 FMC LPC LA30 P
Y32 FMC LPC LA30 N
V33 FMC LPC LA31 P
W34 FMC LPC LA31 N
W30 FMC LPC LA32 P
Y30 FMC LPC LA32 N
W33 FMC LPC LA33 P
Y33 FMC LPC LA33 N
AC33 FMC LPC LA21 P
AD33 FMC LPC LA21 N
AA34 FMC LPC LA20 P
AB34 FMC LPC LA20 N
AA29 FMC LPC LA19 P
AB29 FMC LPC LA19 N
AC34 FMC LPC LA22 P
AD34 FMC LPC LA22 N
AB30 FMC LPC LA18 CC P
AB31 FMC LPC LA18 CC N
AA33 NC
AA32 FMC LPC LA17 CC P
AB32 FMC LPC LA17 CC N
AC31 FMC LPC CLK1 M2C P
AC32 FMC LPC CLK1 M2C N
AE31 NC
AD30 FMC LPC LA23 P
AD31 FMC LPC LA23 N
AE33 FMC LPC LA25 P
AF34 FMC LPC LA25 N
AE32 FMC LPC LA24 P
AF32 FMC LPC LA24 N
AF33 FMC LPC LA26 P
AG34 FMC LPC LA26 N
AG31 FMC LPC LA27 P
AG32 FMC LPC LA27 N
AF30 NC
AG30 NC
AD29 NC
AE30 NC
AF29 NC
AG29 NC
AC28 NC
AD28 NC
AE28 NC
AF28
AC29
AE27 NC
AF27 NC
AA30

ROTARY PUSH
VRP 48




VADJ_1V8_FPGA

W32
Y29
AB33
AC30
AD27
AE34
AF31
VCCO_48_W32
VCCO_48_Y29
VCCO_48_AB33
VCCO_48_AC30
VCCO_48_AD27
VCCO_48_AE34
VCCO_48_AF31

U1

SOC_IRONWOOD_FF1156



FPGA Banks 47 48



TITLE: FPGA Banks 47 48
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1
ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 6 OF 66	DRAWN BY: BF

Bank 64 HR

SOC_KU040_FFVA1156_IRON_REV D

BANK 64
XCKU040FFVA1156

IO_L24P_T3U_N10_64_AK8	AK8	HDMI_R_D17
IO_L24N_T3U_N11_64_AL8	AL8	SFP0_TX_DISABLE
IO_T3U_N12_64_AM9	AM9	SFP1_LOS_LS
IO_L23P_T3U_N8_64_AJ9	AJ9	SM_FAN_PWM
IO_L23N_T3U_N9_64_AJ8	AJ8	SM_FAN_TACH
IO_L22P_T3U_N6_DBC_AD0P_64_AN8	AN8	CPU_RESET
IO_L22N_T3U_N7_DBC_AD0N_64_AP8	AP8	GPIO_LED_0_LS
IO_L21P_T3L_N4_AD8P_64_AK10	AK10	PMBUS_ALERT_FPGA
IO_L21N_T3L_N5_AD8N_64_AL9	AL9	MAXIM_CABLE_B_FPGA
IO_L20P_T3L_N2_AD1P_64_AN9	AN9	SDIO_DATA1_FPGA
IO_L20N_T3L_N3_AD1N_64_AP9	AP9	SDIO_DATA0_FPGA
IO_L19P_T3L_N0_DBC_AD9P_64_AL10	AL10	SDIO_CLK_FPGA
IO_L19N_T3L_N1_DBC_AD9N_64_AM10	AM10	SDIO_CD_FPGA
IO_L18P_T2U_N10_AD2P_64_AH9	AH9	SDIO_DATA2_FPGA
IO_L18N_T2U_N11_AD2N_64_AH8	AH8	SDIO_DATA3_FPGA
IO_L17P_T2U_N8_AD10P_64_AD9	AD9	SDIO_CMD_FPGA
IO_L17N_T2U_N9_AD10N_64_AD8	AD8	NC
IO_L16P_T2U_N6_QBC_AD3P_64_AD10	AD10	GPIO_SW_N
IO_L16N_T2U_N7_QBC_AD3N_64_AE10	AE10	GPIO_SW_C
IO_L15P_T2L_N4_AD11P_64_AE8	AE8	GPIO_SW_E
IO_L15N_T2L_N5_AD11N_64_AF8	AF8	GPIO_SW_S
IO_L14P_T2L_N2_GC_64_AF9	AF9	GPIO_SW_W
IO_L14N_T2L_N3_GC_64_AG9	AG9	SYSCTLR_GPIO_6
IO_T2U_N12_64_AJ10	AJ10	SYSCTLR_GPIO_5
IO_L13P_T2L_N0_GC_QBC_64_AF10	AF10	SYSCTLR_GPIO_7
IO_L13N_T2L_N1_GC_QBC_64_AG10	AG10	HDMI_R_D16
VREF_64_AD13	AD13	NC
IO_L12P_T1U_N10_GC_64_AG11	AG11	REC_CLOCK_C_P
IO_L12N_T1U_N11_GC_64_AH11	AH11	REC_CLOCK_C_N
IO_T1U_N12_64_AJ11	AJ11	HDMI_R_D15
IO_L11P_T1U_N8_GC_64_AG12	AG12	HDMI_R_D14
IO_L11N_T1U_N9_GC_64_AH12	AH12	HDMI_R_D13
IO_L10P_T1U_N6_QBC_AD4P_64_AD11	AD11	HDMI_R_D12
IO_L10N_T1U_N7_QBC_AD4N_64_AE11	AE11	HDMI_R_DE
IO_L9P_T1L_N4_AD12P_64_AE12	AE12	HDMI_R_SPDIF
IO_L9N_T1L_N5_AD12N_64_AF12	AF12	HDMI_SPDIF_OUT_LS
IO_L8P_T1L_N2_AD5P_64_AH13	AH13	HDMI_R_VSYNC
IO_L8N_T1L_N3_AD5N_64_AJ13	AJ13	HDMI_INT
IO_L7P_T1L_N0_QBC_AD13P_64_AE13	AE13	HDMI_R_HSYNC
IO_L7N_T1L_N1_QBC_AD13N_64_AF13	AF13	HDMI_R_CLK
IO_L6P_T0U_N10_AD6P_64_AK13	AK13	HDMI_R_D11
IO_L6N_T0U_N11_AD6N_64_AL13	AL13	HDMI_R_D10
IO_L5P_T0U_N8_AD14P_64_AK12	AK12	HDMI_R_D9
IO_L5N_T0U_N9_AD14N_64_AL12	AL12	HDMI_R_D8
IO_L4P_T0U_N6_DBC_AD7P_64_AM12	AM12	HDMI_R_D7
IO_L4N_T0U_N7_DBC_AD7N_64_AN12	AN12	HDMI_R_D6
IO_L3P_T0L_N4_AD15P_64_AM11	AM11	HDMI_R_D5
IO_L3N_T0L_N5_AD15N_64_AN11	AN11	HDMI_R_D4
IO_L2P_T0L_N2_64_AN13	AN13	HDMI_R_D3
IO_L2N_T0L_N3_64_AP13	AP13	HDMI_R_D2
IO_T0U_N12_64_AK11	AK11	HDMI_R_D0
IO_L1P_T0L_N0_DBC_64_AP11	AP11	HDMI_R_D1
IO_L1N_T0L_N1_DBC_64_AP10	AP10	IIC_MUX_RESET_B_LS

VCC1V8_FPGA

●	AF11
●	AG8
●	AJ12
●	AK9
●	AM13
●	AN10

U1

SOC_IRONWOOD_FF1156

Bank 65 HR

SOC_KU040_FFVA1156_IRON_REV D

BANK 65
XCKU040FFVA1156

IO_L24P_T3U_N10_EMCCLK_65_K20	K20	FPGA_EMCCLK
IO_L24N_T3U_N11_DOUT_CSO_B_65_K21	K21	SFP0_LOS_LS
IO_T3U_N12_PERSTN0_65_K22	K22	PCIE_PERST_LS
IO_L23P_T3U_N8_I2C_SCLK_65_N21	N21	SYSMON_SCL_LS
IO_L23N_T3U_N9_I2C_SDA_65_M21	M21	SYSMON_SDA_LS
IO_L22P_T3U_N6_DBC_AD0P_D04_65_M20	M20	QSPI1_IO0
IO_L22N_T3U_N7_DBC_AD0N_D05_65_L20	L20	QSPI1_IO1
IO_L21P_T3L_N4_AD8P_D06_65_R21	R21	QSPI1_IO2
IO_L21N_T3L_N5_AD8N_D07_65_R22	R22	QSPI1_IO3
IO_L20P_T3L_N2_AD1P_D08_65_P20	P20	GPIO_LED_2_LS
IO_L20N_T3L_N3_AD1N_D09_65_P21	P21	GPIO_LED_3_LS
IO_L19P_T3L_N0_DBC_AD9P_D10_65_N22	N22	GPIO_LED_4_LS
IO_L19N_T3L_N1_DBC_AD9N_D11_65_M22	M22	GPIO_LED_5_LS
IO_L18P_T2U_N10_AD2P_D12_65_R23	R23	GPIO_LED_6_LS
IO_L18N_T2U_N11_AD2N_D13_65_P23	P23	GPIO_LED_7_LS
IO_L17P_T2U_N8_AD10P_D14_65_R25	R25	NC
IO_L17N_T2U_N9_AD10N_D15_65_R26	R26	NC
IO_L16P_T2U_N6_QBC_AD3P_A00_D16_65_T24	T24	NC
IO_L16N_T2U_N7_QBC_AD3N_A01_D17_65_T25	T25	NC
IO_L15P_T2L_N4_AD11P_A02_D18_65_T27	T27	SYSMON_MUX_ADDR0_LS
IO_L15N_T2L_N5_AD11N_A03_D19_65_R27	R27	SYSMON_MUX_ADDR1_LS
IO_L14P_T2L_N2_GC_A04_D20_65_P24	P24	SGMII_RX_P
IO_L14N_T2L_N3_GC_A05_D21_65_P25	P25	SGMII_RX_N
IO_T2U_N12_CSI_ADV_B_65_N27	N27	SYSMON_MUX_ADDR2_LS
IO_L13P_T2L_N0_GC_QBC_A06_D22_65_P26	P26	SGMIICLK_P
IO_L13N_T2L_N1_GC_QBC_A07_D23_65_N26	N26	SGMIICLK_N
VREF_65_J21	J21	NC
IO_L12P_T1U_N10_GC_A08_D24_65_N24	N24	SGMII_TX_P
IO_L12N_T1U_N11_GC_A09_D25_65_M24	M24	SGMII_TX_N
IO_T1U_N12_PERSTN1_65_N23	N23	PCIE_WAKE_B_LS
IO_L11P_T1U_N8_GC_A10_D26_65_M25	M25	USER_SI570_CLOCK_P
IO_L11N_T1U_N9_GC_A11_D27_65_M26	M26	USER_SI570_CLOCK_N
IO_L10P_T1U_N6_QBC_AD4P_A12_D28_65_L22	L22	SI5328_INT_ALM_LS
IO_L10N_T1U_N7_QBC_AD4N_A13_D29_65_K23	K23	SI5328_RST_LS
IO_L9P_T1L_N4_AD12P_A14_D30_65_L25	L25	PHY_MDC_LS
IO_L9N_T1L_N5_AD12N_A15_D31_65_K25	K25	PHY_INT_LS
IO_L8P_T1L_N2_AD5P_A16_65_L23	L23	USB_UART_CTS
IO_L8N_T1L_N3_AD5N_A17_65_L24	L24	FMC_VADJ_ON_LS
IO_L7P_T1L_N0_QBC_AD13P_A18_65_M27	M27	VADJ_1V8_PGOOD_LS
IO_L7N_T1L_N1_QBC_AD13N_A19_65_L27	L27	FMC_HPC_PG_M2C_LS
IO_L6P_T0U_N10_AD6P_A20_65_J23	J23	PHY_RESET_LS
IO_L6N_T0U_N11_AD6N_A21_65_H24	H24	FMC_HPC_PRSNT_M2C_B_LS
IO_L5P_T0U_N8_AD14P_A22_65_J26	J26	FMC_LPC_PRSNT_M2C_B_LS
IO_L5N_T0U_N9_AD14N_A23_65_H26	H26	PHY_MDIO_LS
IO_L4P_T0U_N6_DBC_AD7P_A24_65_J24	J24	IIC_MAIN_SCL_LS
IO_L4N_T0U_N7_DBC_AD7N_A25_65_J25	J25	IIC_MAIN_SDA_LS
IO_L3P_T0L_N4_AD15P_A26_65_K26	K26	USB_UART_RX
IO_L3N_T0L_N5_AD15N_A27_65_K27	K27	USB_UART_RTS
IO_L2P_T0L_N2_FOE_B_65_G25	G25	USB_UART_TX
IO_L2N_T0L_N3_FWE_FCS2_B_65_G26	G26	QSPI1_CS_B
IO_T0U_N12_A28_65_H23	H23	GPIO_LED_1_LS
IO_L1P_T0L_N0_DBC_RS0_65_H27	H27	USER_SMA_GPIO_P
IO_L1N_T0L_N1_DBC_RS1_65_G27	G27	USER_SMA_GPIO_N

VCC1V8_FPGA

●	H25
●	J22
●	L26
●	M23
●	N20
●	P27
●	R24

U1

SOC_IRONWOOD_FF1156

FPGA Banks 64 65



TITLE: FPGA Banks 64 65 SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1	ASSY P/N: 0431811 PCB P/N: 1280723 SCH P/N: 0381556 TEST P/N: TSS0165
---	--

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 7 OF 66	DRAWN BY: BF

Layout: Place resistor and capacitor for VREF
Underneath the FPGA via array
right next to the via

Bank 66 HP

SOC_KU040_FFVA1156_IRON_REV D

BANK 66
XCKU040FFVA1156

IO_L24P_T3U_N10_66_D13
IO_L24N_T3U_N11_66_C13
IO_T3U_N12_66_E12
IO_L23P_T3U_N8_66_A13
IO_L23N_T3U_N9_66_A12
IO_L22P_T3U_N6_DBC_AD0P_66_F13
IO_L22N_T3U_N7_DBC_AD0N_66_E13
IO_L21P_T3L_N4_AD8P_66_C11
IO_L21N_T3L_N5_AD8N_66_B11
IO_L20P_T3L_N2_AD1P_66_C12
IO_L20N_T3L_N3_AD1N_66_B12
IO_L19P_T3L_N0_DBC_AD9P_66_E11
IO_L19N_T3L_N1_DBC_AD9N_66_D11
IO_L18P_T2U_N10_AD2P_66_J13
IO_L18N_T2U_N11_AD2N_66_H13
IO_L17P_T2U_N8_AD10P_66_L12
IO_L17N_T2U_N9_AD10N_66_K12
IO_L16P_T2U_N6_QBC_AD3P_66_L13
IO_L16N_T2U_N7_QBC_AD3N_66_K13
IO_L15P_T2L_N4_AD11P_66_K11
IO_L15N_T2L_N5_AD11N_66_J11
IO_L14P_T2L_N2_GC_66_H12
IO_L14N_T2L_N3_GC_66_G12
IO_T2U_N12_66_F12
IO_L13P_T2L_N0_GC_QBC_66_H11
IO_L13N_T2L_N1_GC_QBC_66_G11
IO_L12P_T1U_N10_GC_66_G10
IO_L12N_T1U_N11_GC_66_F10
IO_T1U_N12_66_L9
IO_L11P_T1U_N8_GC_66_G9
IO_L11N_T1U_N9_GC_66_F9
IO_L10P_T1U_N6_QBC_AD4P_66_K10
IO_L10N_T1U_N7_QBC_AD4N_66_J10
IO_L9P_T1L_N4_AD12P_66_J8
IO_L9N_T1L_N5_AD12N_66_H8
IO_L8P_T1L_N2_AD5P_66_J9
IO_L8N_T1L_N3_AD5N_66_H9
IO_L7P_T1L_N0_QBC_AD13P_66_L8
IO_L7N_T1L_N1_QBC_AD13N_66_K8
IO_L6P_T0U_N10_AD6P_66_E10
IO_L6N_T0U_N11_AD6N_66_D10
IO_L5P_T0U_N8_AD14P_66_D9
IO_L5N_T0U_N9_AD14N_66_C9
IO_L4P_T0U_N6_DBC_AD7P_66_B10
IO_L4N_T0U_N7_DBC_AD7N_66_A10
IO_L3P_T0L_N4_AD15P_66_D8
IO_L3N_T0L_N5_AD15N_66_C8
IO_L2P_T0L_N2_66_B9
IO_L2N_T0L_N3_66_A9
IO_T0U_N12_VRP_66_A8
IO_L1P_T0L_N0_DBC_66_F8
IO_L1N_T0L_N1_DBC_66_E8
VREF_66_L10

D13 FMC HPC LA06 P
C13 FMC HPC LA06 N
E12
A13 FMC HPC LA03 P
A12 FMC HPC LA03 N
F13 SYSMON AD0 R P
E13 SYSMON AD0 R N
C11 SYSMON AD8 R P
B11 SYSMON AD8 R N
C12 NC
B12 NC
E11 NC
D11 NC
J13 SYSMON AD2 R P
H13 SYSMON AD2 R N
L12 FMC HPC LA04 P
K12 FMC HPC LA04 N
L13 FMC HPC LA05 P
K13 FMC HPC LA05 N
K11 FMC HPC LA11 P
J11 FMC HPC LA11 N
H12 FMC HPC CLK0 M2C P
G12 FMC HPC CLK0 M2C N
F12 SI570 CLK SEL LS
H11 FMC HPC LA00 CC P
G11 FMC HPC LA00 CC N
G10 CLK 125MHZ P
F10 CLK 125MHZ N
L9 NC
G9 FMC HPC LA01 CC P
F9 FMC HPC LA01 CC N
K10 FMC HPC LA02 P
J10 FMC HPC LA02 N
J8 FMC HPC LA08 P
H8 FMC HPC LA08 N
J9 FMC HPC LA09 P
H9 FMC HPC LA09 N
L8 FMC HPC LA10 P
K8 FMC HPC LA10 N
E10 FMC HPC LA12 P
D10 FMC HPC LA12 N
D9 FMC HPC LA13 P
C9 FMC HPC LA13 N
B10 FMC HPC LA14 P
A10 FMC HPC LA14 N
D8 FMC HPC LA15 P
C8 FMC HPC LA15 N
B9 FMC HPC LA16 P
A9 FMC HPC LA16 N
A8 VREF 66
F8 FMC HPC LA07 P
E8 FMC HPC LA07 N
L10

CLK 125MHZ_P
R150
100
1/10W
1%
CLK 125MHZ_N

VADJ_1V8_FPGA

A26 VCCO_67_A26
B23 VCCO_67_B23
C20 VCCO_67_C20
D27 VCCO_67_D27
E24 VCCO_67_E24
F21 VCCO_67_F21

Bank 67 HP

SOC_KU040_FFVA1156_IRON_REV D

BANK 67
XCKU040FFVA1156

IO_L24P_T3U_N10_67_H21
IO_L24N_T3U_N11_67_G21
IO_T3U_N12_67_H22
IO_L23P_T3U_N8_67_G22
IO_L23N_T3U_N9_67_F22
IO_L22P_T3U_N6_DBC_AD0P_67_G20
IO_L22N_T3U_N7_DBC_AD0N_67_F20
IO_L21P_T3L_N4_AD8P_67_F23
IO_L21N_T3L_N5_AD8N_67_F24
IO_L20P_T3L_N2_AD1P_67_E20
IO_L20N_T3L_N3_AD1N_67_E21
IO_L19P_T3L_N0_DBC_AD9P_67_G24
IO_L19N_T3L_N1_DBC_AD9N_67_F25
IO_L18P_T2U_N10_AD2P_67_D20
IO_L18N_T2U_N11_AD2N_67_D21
IO_L17P_T2U_N8_AD10P_67_B20
IO_L17N_T2U_N9_AD10N_67_A20
IO_L16P_T2U_N6_QBC_AD3P_67_C21
IO_L16N_T2U_N7_QBC_AD3N_67_C22
IO_L15P_T2L_N4_AD11P_67_B21
IO_L15N_T2L_N5_AD11N_67_B22
IO_L14P_T2L_N2_GC_67_E22
IO_L14N_T2L_N3_GC_67_E23
IO_T2U_N12_67_A22
IO_L13P_T2L_N0_GC_QBC_67_D23
IO_L13N_T2L_N1_GC_QBC_67_C23
IO_L12P_T1U_N10_GC_67_D24
IO_L12N_T1U_N11_GC_67_C24
IO_T1U_N12_67_A23
IO_L11P_T1U_N8_GC_67_E25
IO_L11N_T1U_N9_GC_67_D25
IO_L10P_T1U_N6_QBC_AD4P_67_B24
IO_L10N_T1U_N7_QBC_AD4N_67_A24
IO_L9P_T1L_N4_AD12P_67_C26
IO_L9N_T1L_N5_AD12N_67_B26
IO_L8P_T1L_N2_AD5P_67_B25
IO_L8N_T1L_N3_AD5N_67_A25
IO_L7P_T1L_N0_QBC_AD13P_67_E26
IO_L7N_T1L_N1_QBC_AD13N_67_D26
IO_L6P_T0U_N10_AD6P_67_A27
IO_L6N_T0U_N11_AD6N_67_A28
IO_L5P_T0U_N8_AD14P_67_D28
IO_L5N_T0U_N9_AD14N_67_C28
IO_L4P_T0U_N6_DBC_AD7P_67_B29
IO_L4N_T0U_N7_DBC_AD7N_67_A29
IO_L3P_T0L_N4_AD15P_67_E28
IO_L3N_T0L_N5_AD15N_67_D29
IO_L2P_T0L_N2_67_C27
IO_L2N_T0L_N3_67_B27
IO_T0U_N12_VRP_67_C29
IO_L1P_T0L_N0_DBC_67_F27
IO_L1N_T0L_N1_DBC_67_E27
VREF_67_J20

U1

SOC_IRONWOOD_FF1156

FMC_HPC_VREF_A_M2C

R797
DNP
DNP
DNP
DNP
DNP
DNP
C857
DNP
DNP
DNP
DNP
GND

VADJ_1V8_FPGA

R584
DNP
DNP
DNP
DNP

H21 FMC HPC LA27 P
G21 FMC HPC LA27 N
H22
G22 FMC HPC LA23 P
F22 FMC HPC LA23 N
G20 FMC HPC LA26 P
F20 FMC HPC LA26 N
F23 FMC HPC LA21 P
F24 FMC HPC LA21 N
E20 FMC HPC LA24 P
E21 FMC HPC LA24 N
G24 FMC HPC LA22 P
F25 FMC HPC LA22 N
D20 FMC HPC LA25 P
D21 FMC HPC LA25 N
B20 FMC HPC LA29 P
A20 FMC HPC LA29 N
C21 FMC HPC LA19 P
C22 FMC HPC LA19 N
B21 FMC HPC LA28 P
B22 FMC HPC LA28 N
E22 FMC HPC LA18 CC P
E23 FMC HPC LA18 CC N
A22 NC
D23 USER SMA CLOCK P
C23 USER SMA CLOCK N
D24 FMC HPC LA17 CC P
C24 FMC HPC LA17 CC N
A23 NC
E25 FMC HPC CLK1 M2C P
D25 FMC HPC CLK1 M2C N
B24 FMC HPC LA20 P
A24 FMC HPC LA20 N
C26 FMC HPC LA30 P
B26 FMC HPC LA30 N
B25 FMC HPC LA31 P
A25 FMC HPC LA31 N
E26 FMC HPC LA32 P
D26 FMC HPC LA32 N
A27 FMC HPC LA33 P
A28 FMC HPC LA33 N
D28 SFP1 TX DISABLE
C28 NC
B29 NC
A29 NC
E28 NC
D29 NC
C27 NC
B27 NC
C29 VREF 67
F27 NC
E27 NC
J20

USER SMA CLOCK_P

R896
100
1/10W
1%
USER SMA CLOCK_N

USER SMA CLOCK_N

VADJ_1V8_FPGA

B13 VCCO_66_B13
C10 VCCO_66_C10
F11 VCCO_66_F11
G8 VCCO_66_G8
J12 VCCO_66_J12
K9 VCCO_66_K9

U1

SOC_IRONWOOD_FF1156

VRP_66

R700
240
1/10W
1%
GND

VRP_67

R382
240
1/10W
1%
GND

FPGA Banks 66 67




TITLE: FPGA Banks 66 67
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1
ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 8 OF 66	DRAWN BY: BF



Bank 68 HP

SOC_KU040_FFVA1156_IRON_REVD



U1

SOC_IRONWOOD_FF1156



Layout: Place resistor and capacitor for VREF
Underneath the FPGA via array
right next to the via

FPGA Bank 68

TITLE: FPGA Bank 68 SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1		ASSY P/N: 0431811 PCB P/N: 1280723 SCH P/N: 0381556 TEST P/N: TSS0165	
DATE: 05/20/2015:19:32		VER:	1.1
SHEET SIZE: B		REV:	02
SHEET	9	OF	66
DRAWN BY:		BF	

SOC_KU040_FFVA1156_IRON_REV D

SOC_KU040_FFVA1156_IRON_REV D

SOC_KU040_FFVA1156_IRON_REV D

BANK 224
XCKU040FFVA1156


MGTHTXP0_224	AN4
MGHTTXN0_224	AN3
MGTHRXP0_224	AP2
MGTHRXN0_224	AP1
MGTHTXP1_224	AM6
MGHTTXN1_224	AM5
MGTHRXP1_224	AM2
MGTHRXN1_224	AM1
MGTHTXP2_224	AL4
MGHTTXN2_224	AL3
MGTHRXP2_224	AK2
MGTHRXN2_224	AK1
MGTHTXP3_224	AK6
MGHTTXN3_224	AK5
MGTHRXP3_224	AJ4
MGTHRXN3_224	AJ3
MGTREFCLK0P_224	AF6
MGTREFCLK0N_224	AF5
MGTREFCLK1P_224	AD6
MGTREFCLK1N_224	AD5

AN4	PCIE TX7 P
AN3	PCIE TX7 N
AP2	PCIE RX7 P
AP1	PCIE RX7 N
AM6	PCIE TX6 P
AM5	PCIE TX6 N
AM2	PCIE RX6 P
AM1	PCIE RX6 N
AL4	PCIE TX5 P
AL3	PCIE TX5 N
AK2	PCIE RX5 P
AK1	PCIE RX5 N
AK6	PCIE TX4 P
AK5	PCIE TX4 N
AJ4	PCIE RX4 P
AJ3	PCIE RX4 N
AF6	NC
AF5	NC
AD6	NC
AD5	NC

BANK 225
XCKU040FFVA1156

MGTHTXP0_225	AH6
MGHTTXN0_225	AH5
MGTHRXP0_225	AH2
MGTHRXN0_225	AH1
MGTHTXP1_225	AG4
MGHTTXN1_225	AG3
MGTHRXP1_225	AF2
MGTHRXN1_225	AF1
MGTHTXP2_225	AE4
MGHTTXN2_225	AE3
MGTHRXP2_225	AD2
MGTHRXN2_225	AD1
MGTHTXP3_225	AC4
MGHTTXN3_225	AC3
MGTHRXP3_225	AB2
MGTHRXN3_225	AB1
MGTREFCLK0P_225	AB6
MGTREFCLK0N_225	AB5
MGTREFCLK1P_225	Y6
MGTREFCLK1N_225	Y5
MGTRREF_225	AP5
MGTAVTTRCAL_225	AP6

AH6	PCIE TX3 P
AH5	PCIE TX3 N
AH2	PCIE RX3 P
AH1	PCIE RX3 N
AG4	PCIE TX2 P
AG3	PCIE TX2 N
AF2	PCIE RX2 P
AF1	PCIE RX2 N
AE4	PCIE TX1 P
AE3	PCIE TX1 N
AD2	PCIE RX1 P
AD1	PCIE RX1 N
AC4	PCIE TX0 P
AC3	PCIE TX0 N
AB2	PCIE RX0 P
AB1	PCIE RX0 N
AB6	PCIE CLK_Q0 P
AB5	PCIE CLK_Q0 N
Y6	NC
Y5	NC
AP5	NC
AP6	NC



BANK 226
XCKU040FFVA1156

MGTHTXP0_226	AA4
MGHTTXN0_226	AA3
MGTHRXP0_226	Y2
MGTHRXN0_226	Y1
MGTHTXP1_226	W4
MGHTTXN1_226	W3
MGTHRXP1_226	V2
MGTHRXN1_226	V1
MGHTTXP2_226	U4
MGHTTXN2_226	U3
MGTHRXP2_226	T2
MGTHRXN2_226	T1
MGTHTXP3_226	R4
MGHTTXN3_226	R3
MGTHRXP3_226	P2
MGTHRXN3_226	P1
MGTREFCLK0P_226	V6
MGTREFCLK0N_226	V5
MGTREFCLK1P_226	T6
MGTREFCLK1N_226	T5

AA4	FMC LPC DP0 C2M P
AA3	FMC LPC DP0 C2M N
Y2	FMC LPC DP0 M2C P
Y1	FMC LPC DP0 M2C N
W4	SFP1 TX P
W3	SFP1 TX N
V2	SFP1 RX P
V1	SFP1 RX N
U4	SFP0 TX P
U3	SFP0 TX N
T2	SFP0 RX P
T1	SFP0 RX N
R4	SMA MGT TX P
R3	SMA MGT TX N
P2	SMA MGT RX C P
P1	SMA MGT RX C N
V6	SMA MGT REFCLK C P
V5	SMA MGT REFCLK C N
T6	FMC LPC GBTCLK0 M2C C_P
T5	FMC LPC GBTCLK0 M2C C_N

U1

SOC_IRONWOOD_FF1156

U1

SOC_IRONWOOD_FF1156

U1

SOC_IRONWOOD_FF1156

SOC_KU040_FFVA1156_IRON_REV D

SOC_KU040_FFVA1156_IRON_REV D

BANK 227
XCKU040FFVA1156

MGTHTXP0_227	N4
MGHTTXN0_227	N3
MGTHRXP0_227	M2
MGTHRXN0_227	M1
MGTHTXP1_227	L4
MGHTTXN1_227	L3
MGTHRXP1_227	K2
MGTHRXN1_227	K1
MGTHTXP2_227	J4
MGHTTXN2_227	J3
MGTHRXP2_227	H2
MGTHRXN2_227	H1
MGTHTXP3_227	G4
MGHTTXN3_227	G3
MGTHRXP3_227	F2
MGTHRXN3_227	F1
MGTREFCLK0P_227	P6
MGTREFCLK0N_227	P5
MGTREFCLK1P_227	M6
MGTREFCLK1N_227	M5

N4	FMC HPC DP4 C2M P
N3	FMC HPC DP4 C2M N
M2	FMC HPC DP4 M2C P
M1	FMC HPC DP4 M2C N
L4	FMC HPC DP6 C2M P
L3	FMC HPC DP6 C2M N
K2	FMC HPC DP6 M2C P
K1	FMC HPC DP6 M2C N
J4	FMC HPC DP5 C2M P
J3	FMC HPC DP5 C2M N
H2	FMC HPC DP5 M2C P
H1	FMC HPC DP5 M2C N
G4	FMC HPC DP7 C2M P
G3	FMC HPC DP7 C2M N
F2	FMC HPC DP7 M2C P
F1	FMC HPC DP7 M2C N
P6	MGT SI570 CLOCK C_P
P5	MGT SI570 CLOCK C_N
M6	SI5328_OUT C_P
M5	SI5328_OUT C_N

BANK 228
XCKU040FFVA1156

MGTHTXP0_228	F6
MGHTTXN0_228	F5
MGTHRXP0_228	E4
MGTHRXN0_228	E3
MGTHTXP1_228	D6
MGHTTXN1_228	D5
MGTHRXP1_228	D2
MGTHRXN1_228	D1
MGTHTXP2_228	C4
MGHTTXN2_228	C3
MGTHRXP2_228	B2
MGTHRXN2_228	B1
MGTHTXP3_228	B6
MGHTTXN3_228	B5
MGTHRXP3_228	A4
MGTHRXN3_228	A3
MGTREFCLK0P_228	K6
MGTREFCLK0N_228	K5
MGTREFCLK1P_228	H6
MGTREFCLK1N_228	H5

F6	FMC HPC DP0 C2M P
F5	FMC HPC DP0 C2M N
E4	FMC HPC DP0 M2C P
E3	FMC HPC DP0 M2C N
D6	FMC HPC DP1 C2M P
D5	FMC HPC DP1 C2M N
D2	FMC HPC DP1 M2C P
D1	FMC HPC DP1 M2C N
C4	FMC HPC DP2 C2M P
C3	FMC HPC DP2 C2M N
B2	FMC HPC DP2 M2C P
B1	FMC HPC DP2 M2C N
B6	FMC HPC DP3 C2M P
B5	FMC HPC DP3 C2M N
A4	FMC HPC DP3 M2C P
A3	FMC HPC DP3 M2C N
K6	FMC HPC GBTCLK0 M2C C_P
K5	FMC HPC GBTCLK0 M2C C_N
H6	FMC HPC GBTCLK1 M2C C_P
H5	FMC HPC GBTCLK1 M2C C_N



FPGA Banks 224 225 226 227 228




TITLE: FPGA Banks 224 225 226 227 228
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1



ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 10 OF 66	DRAWN BY: BF







SOC_KU040_FFVA1156_IRON_REVD



U1

SOC_IRONWOOD_FF1156

SOC_KU040_FFVA1156_IRON_REVD



U1


SOC_IRONWOOD_FF1156

FPGA Power 2

TITLE: FPGA Power 2 SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1		ASSY P/N: 0431811 PCB P/N: 1280723 SCH P/N: 0381556 TEST P/N: TSS0165	
DATE: 05/20/2015:19:32		VER:	1.1
SHEET SIZE: B		REV:	02
SHEET	12	OF	66
DRAWN BY:		BF	

SOC_KU040_FFVA1156_IRON_REVD

BANK GND1
XCKU040FFVA1156




U1

SOC_IRONWOOD_FF1156

SOC_KU040_FFVA1156_IRON_REVD

BANK GND2
XCKU040FFVA1156




U1

SOC_IRONWOOD_FF1156

SOC_KU040_FFVA1156_IRON_REVD

NO CONNECTS
XCKU040FFVA1156



U1

SOC_IRONWOOD_FF1156

FPGA GND NC



TITLE: FPGA GND NC
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1

ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165





DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 13 OF 66	DRAWN BY: BF

C461 C915
C460 C916
C462 C917
C911 C918



C906 C914
C907
C908
C909

C657C948
C658C949
C659C950
C947

C660 C661 C662 C663 C664 C665





VCCINT








VCCBRAM

C919 C921
C920 C922
C923





VCCAUX / VCCAUX_IO



VCCO_47 / VCCO_48 / VCCO_66 / VCCO_67 / VCCO_68



VCCO_0 / VCCO_64 / VCCO_65





VCCO_44 / VCCO_45 / VCCO_46



FPGA Decoupling 1

TITLE: FPGA Decoupling 1 SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1	
DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 14 OF 66	DRAWN BY: BF



FPGA Decoupling 2

TITLE: FPGA Decoupling 2 SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1	
DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 15 OF 66	DRAWN BY: BF

D

C

B






A

D


C




B

A







JTAG Buffer - USB Module - JTAG Header

			
TITLE: JTAG Buffer - USB Module - JTAG Header SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1		ASSY P/N: 0431811 PCB P/N: 1280723 SCH P/N: 0381556 TEST P/N: TSS0165	
DATE: 05/20/2015:19:32		VER:	1.1
SHEET SIZE: B		REV:	02
SHEET	16 OF 66	DRAWN BY: BF	



DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 17 OF 66	DRAWN BY: BF

Layout: Place
0.1uF cap in via
matrix at M1




DDR4 Data [31-16]




TITLE: DDR4 Data [31-16] ASSY P/N: 0431811
SCHEM, ROHS COMPLIANT PCB P/N: 1280723
HW-U1-KCU105_REV1_1 SCH P/N: 0381556
TEST P/N: TSS0165


DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 18 OF 66	DRAWN BY: BF






ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 19 OF 66	DRAWN BY: BF










ANSI/VITA 57.1 - Revised 2010
FMC HPC Header Rows E F G



TITLE: FMC HPC Header Rows E F G
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1

ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 22 OF 66	DRAWN BY: BF





ANSI/VITA 57.1 - Revised 2010
FMC HPC Header Rows H J K




TITLE: FMC HPC Header Rows H J K	ASSY P/N: 0431811
SCHEM, ROHS COMPLIANT	PCB P/N: 1280723
HW-U1-KCU105_REV1_1	SCH P/N: 0381556
	TEST P/N: TSS0165

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 23 OF 66	DRAWN BY: BF










TITLE: SFP0 - SFP+ Connector and Dual Cage
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1

ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165




DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 27 OF 66	DRAWN BY: BF









System Controller JTAG header






CONFIG DIP



System Controller 4 - Config DIP

TITLE: System Controller 4 - Config DIP SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1	
DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 32 OF 66	DRAWN BY: BF



System Controller 5



TITLE: System Controller 5
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1

ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165

DATE: 05/20/2015:19:32

VER: 1.1

SHEET SIZE: B

REV: 02

SHEET



33

OF

66



DRAWN BY:

BF




Programmable Clocks and Buffer

TITLE: Programmable Clocks and Buffer SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1	
ASSY P/N: 0431811 PCB P/N: 1280723 SCH P/N: 0381556 TEST P/N: TSS0165	
DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 35 OF 66	DRAWN BY: BF



SMA Connectors

TITLE: SMA Connectors SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1		ASSY P/N: 0431811 PCB P/N: 1280723 SCH P/N: 0381556 TEST P/N: TSS0165	
DATE: 05/20/2015:19:32		VER:	1.1
SHEET SIZE: B		REV:	02
SHEET	36	OF	66
		DRAWN BY:	BF



5328 Clock Recovery



TITLE: 5328 Clock Recovery
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1

ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165

DATE: 05/20/2015:19:32

VER: 1.1

SHEET SIZE: B

REV: 02

SHEET


37



OF

66

DRAWN BY:

BF





Dual Quad SPIs



TITLE: Dual Quad SPIs
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1

ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165

DATE: 05/20/2015:19:32


VER:	1.1
------	-----

SHEET SIZE: B










REV:	02
------	----

SHEET	39	OF	66
-------	----	----	----

DRAWN BY: BF



LEDs near top right edge









Buttons - Switches - LEDs - Rotary Encoder



TITLE: Buttons - Switches - LEDs - Rotary Encoder
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1

ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 41 OF 66	DRAWN BY: BF



Level Shifters



TITLE: Level Shifters
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1

ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165

DATE: 05/20/2015:19:32

VER:	1.1
------	-----

SHEET SIZE: B

REV: 02

SHEET

DRAWN BY:


42

OF

66

DRAWN BY:

BF



SYSMON Header and Reference

TITLE: SYSMON Header and Reference SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1		ASSY P/N: 0431811 PCB P/N: 1280723 SCH P/N: 0381556 TEST P/N: TSS0165	
DATE: 05/20/2015:19:32		VER:	1.1
SHEET SIZE: B		REV:	02
SHEET	43 OF 66	DRAWN BY: BF	

VCCINT 0A-40A => CS = 0V - 1V G=12.5, Rg=8.66K

NOTE: VCCINT sense resistor is 0.002ohms

Rsense

IR drop

MUX CHAN.1

VCCAUX 0A-5A => CS = 0V - 0.95V

G=38, Rg=2.7K

MUX CHAN.2

VCCBRAM 0A-5A => CS = 0V - 0.75V

G=30, Rg=3.4K

MUX CHAN.3

VCC1V8 0A-2A => CS = 0V - 1V


G=100, Rg=1.00K

MUX CHAN.4


SYSMON Monitoring 1

<div>XILINX</div>	
TITLE: SYSMON Monitoring 1 SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1	
ASSY P/N: 0431811 PCB P/N: 1280723 SCH P/N: 0381556 TEST P/N: TSS0165	
DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 44 OF 66	DRAWN BY: BF


VADJ_1V8 0A-10A => CS = 0V - 1V
G=20, Rg=5.23K






VCC1V2 0A-3A => CS = 0V - 0.90V
G=60, Rg=1.69K




MGTAVCC 0A-5A => CS = 0V - 0.75V
G=30, Rg=3.40K




MGTAVTT 0A-5A => CS = 0V - 0.75V
G=30, Rg=3.40K



MGTAVCC 1.0V SCALED to 0.5V



MGTAVTT 1.2V SCALED to 0.6V





SYSMON Monitoring 2



TITLE: SYSMON Monitoring 2
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1
ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 45 OF 66	DRAWN BY: BF






HDMI CODEC



TITLE: HDMI CODEC	ASSY P/N: 0431811
SCHEM, ROHS COMPLIANT	PCB P/N: 1280723
HW-U1-KCU105_REV1_1	SCH P/N: 0381556
	TEST P/N: TSS0165

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 46 OF 66	DRAWN BY: BF









PMODs and Level Shifters



TITLE: PMODs and Level Shifters
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1

ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 48 OF 66	DRAWN BY: BF



IIC MUX - Port Expander



TITLE: IIC MUX - Port Expander
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1

ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165

DATE: 05/20/2015:19:32

VER:	1.1
------	-----


SHEET SIZE: B

REV:	02
------	----


SHEET	OF	DRAWN BY:
-------	----	-----------

BF


MAXIM PMBUS PROGRAMMING CABLE



SYSCTLR I2C Level Shifter



SYSCTLR ALERT Level Shifter




PMBUS Header - I2C Level Shifters




TITLE: PMBUS Header - I2C Level Shifters	ASSY P/N: 04318111
SCHEM, ROHS COMPLIANT	PCB P/N: 1280723
HW-U1-KCU105_REV1_1	SCH P/N: 0381556
	TEST P/N: TSS0165


DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 50 OF 66	DRAWN BY: BF

FPGA I2C Level Shifter



FPGA ALERT Level Shifter





6-PIN MINI-FIT
AC ADAPTER (BRICK)

Keyed Fan Header

GND Test points

Pwr Connector - Switch - Pwr Supervisors




TITLE: Pwr Connector - Switch - Pwr Supervisors
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1

ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 51 OF 66	DRAWN BY: BF

- 2 Maxim Regulator Inhibit Jumper
- 1 DELAY TIME AND RESET TIMEOUT PERIOD SET TO 11ms




3 VCCINT RAIL SWITCHING FREQUENCY IS 400kHz AND SHOULD NOT BE SYNCHRONIZED TO OTHER LOWER CURRENT RAILS OPERATING AT 600 KHZ.

2 CONNECT AGND TO GND AT OUTPUT CAPACITORS


1 MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.

5 PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER OUTPUT INDUCTOR

4 CONNECT ACROSS PINS OF OUTPUT INDUCTOR



- 3 PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER OUTPUT INDUCTOR
- 2 CONNECT ACROSS PINS OF OUTPUT INDUCTOR
- 1 MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.



REMOTE SENSE CONNECTIONS
AT DUT PADS

MAX15301
INTUNE DIGITAL
POL CONTROLLER

DEFAULT = 1.80VDC


VADJ 1V8 10A Regulator



TITLE: VADJ 1V8 10A Regulator
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1
ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165


DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 56 OF 66	DRAWN BY: BF


- 3 PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER OUTPUT INDUCTOR
- 2 CONNECT ACROSS PINS OF OUTPUT INDUCTOR
- 1 MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.



NOTES

1 Capacitors should be placed as close as possible to Pin12 and 14


	
TITLE: MGTAVTT 5A Regulator SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1	
ASSY P/N: 0431811 PCB P/N: 1280723 SCH P/N: 0381556 TEST P/N: TSS0165	
DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET <div style="display: inline-block; width: 100px; height: 100px; border: 1px solid black; position: relative;"> <div style="position: absolute; top: 0; left: 0; width: 100%; height: 100%; background: linear-gradient(to right, transparent 49%, black 49%, black 51%, transparent 51%); background-size: 100% 100%;"></div> </div>	OF <div style="display: inline-block; width: 100px; height: 100px; border: 1px solid black; position: relative;"> <div style="position: absolute; top: 0; left: 0; width: 100%; height: 100%; background: linear-gradient(to right, transparent 49%, black 49%, black 51%, transparent 51%); background-size: 100% 100%;"></div> </div>
DRAWN BY:	BF



DEFAULT = 1.80VDC

MGTVCCAUX 1A Regulator

TITLE: MGTVCCAUX 1A Regulator SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1	
ASSY P/N: 0431811 PCB P/N: 1280723 SCH P/N: 0381556 TEST P/N: TSS0165	
DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 60 OF 66	DRAWN BY: BF





- 3 PLACE TEMP COMPENSATION TRANSISTOR ON THE BACKSIDE OF THE BOARD DIRECTLY UNDER OUTPUT INDUCTOR
- 2 CONNECT ACROSS PINS OF OUTPUT INDUCTOR
- 1 MINIMUM 1K LOAD REQUIRED. MUST BE CONNECTED BEFORE SENSE RESISTOR TO AVOID CONTRIBUTION TO CURRENT MEASUREMENTS.



TITLE: UTIL_3V3 10A Regulator
SCHEM, ROHS COMPLIANT
HW-U1-KCU105_REV1_1

ASSY P/N: 0431811
PCB P/N: 1280723
SCH P/N: 0381556
TEST P/N: TSS0165

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 61 OF 66	DRAWN BY: BF




SYS_5V0 Regulator




TITLE: SYS_5V0 Regulator SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1	ASSY P/N: 0431811 PCB P/N: 1280723 SCH P/N: 0381556 TEST P/N: TSS0165
--	--

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 62 OF 66	DRAWN BY: BF



SYS_2V5 SYS_1V8 SYS_1V0 Regulators			
		TITLE: SYS_2V5 SYS_1V8 SYS_1V0 Regulators	
		SCHEM, ROHS COMPLIANT	
		HW-U1-KCU105_REV1_1	
		TEST P/N: TSS0165	
DATE: 05/20/2015:19:32		VER:	1.1
SHEET SIZE: B		REV:	02
SHEET 63 OF 66		DRAWN BY: BF	





Place sense near DDR4 components

DDR4 Termination Supply

TITLE: DDR4 Termination Supply SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1		ASSY P/N: 0431811 PCB P/N: 1280723 SCH P/N: 0381556 TEST P/N: TSS0165	
DATE: 05/20/2015:19:32		VER:	1.1
SHEET SIZE: B		REV:	02
SHEET	64	OF	66
		DRAWN BY:	BF

DS19 must be labeled VADJ Power Good










VADJ not included in POWER_GOOD logic




Place LEDs near top right corner of board

Power Status LEDs










TITLE: Power Status LEDs SCHEM, ROHS COMPLIANT HW-U1-KCU105_REV1_1	
ASSY P/N: 0431811 PCB P/N: 1280723 SCH P/N: 0381556 TEST P/N: TSS0165	
DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 65 OF 66	DRAWN BY: BF



NOTE: These two standoffs are shorter and must be connected to MH4 and MH5 to level the board properly



NOTE: No standoff foot on MH2



Mechanical Components



TITLE: Mechanical Components	ASSY P/N: 04318111
SCHEM, ROHS COMPLIANT	PCB P/N: 1280723
HW-U1-KCU105_REV1_1	SCH P/N: 0381556
	TEST P/N: TSS0165

DATE: 05/20/2015:19:32	VER: 1.1
SHEET SIZE: B	REV: 02
SHEET 66 OF 66	DRAWN BY: BF