Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by yefj

  1. Y

    ltspice problem implementing floating gate driving

    Hello, I have implemented a gate driving of mosfet using UCC5304 as shown below . I think this is how gate driving is implemented in real life. However in LTspice its not working .I triem to put 100Mohm to do the floating as shown below. However the signal is not following the pulse its just...
  2. Y

    importing package standart footprint into Altium

    Hello,I have the component shown below. However there is no footpint or 3D step file.In the link they say the package is 16-DIP Module, 6 Leads. 1.Does this component 16-DIP Module, 6 Leads is like 0805 in resistors so the pin orientation and shape of the footprint is uniques to this type of...
  3. Y

    understanding logic of RAC04-12DC/230

    Hello , I need to use RAC04-12DC/230 ,what is the meaning of single dual duall(assymetric)? why we have different pins in each mode? Thanks. https://www.mouser.co.il/datasheet/2/468/RAC04-C_230-1711174.pdf
  4. Y

    capacitor logic for providing extra current on short period of time

    UPDATE: Hello, I want to understand the math of the phenomena using this simple example . First I have created a current limited voltage source which give me 45V and current limit of 4A at most. Without the limitation i would have current and voltage on my 1.5Ohm load as shown below in the NO...
  5. Y

    capacitor logic for providing extra current on short period of time

    Hello, I have created such current limited voltage source as shown below. I have added a 10uF capacitor as shown below. However i cant see that the capacitor creates a current source about the limited 4A. My mosfets get zero current. Where did i go wrong in the simulation? Thanks.
  6. Y

    capacitor logic for providing extra current on short period of time

    Hello ,current supply is much more important. Also I have simulated 5 mosfets as shown below my V4 puwer supply in real life can supply only 4A. https://www.meanwell-web.com/content/files/pdfs/productPdfs/MW/HRPG-150/HRPG-150-spec.pdf As you can see from the simulation i have 38A going from V4...
  7. Y

    capacitor logic for providing extra current on short period of time

    Hello,i need to drive 5 such mosfets as shown in the simulation below. Each mosfet draws 15A when the pulse opens the mosfet. My power supply is gives the 48V but only 3.3A,If I understand correctly I need to put very high decoupling capacitors at the voltage source footprint so I will have in...
  8. Y

    transforming phase slope into delay

    Hello Dana , my pulse has rise time/fall time is 100ns Ton=700ns and period is 2u. In simple 50% duty cycle its f=1/period.But here is a more complex case. How did you find its fundamental? Thanks.
  9. Y

    transforming phase slope into delay

    Hello Dana,regarding your assistance: 1.At 3.5MHz its -6.25.How it helps us get the pulse delay? 2.Actually its only an example.My pulse source is 74ABT04 which produses the pulse and the load is ucc5304. How do you reccomend the source and load of the delay line given these data sheets...
  10. Y

    problem simulation delay line

    Hello, The UCC5304 is a load with 400K i think. but my pulse source 74ABT04 is not an idial voltage source as shown in the simulation. Where can i see in the datasheet how to model the source? Thanks. https://www.mouser.co.il/datasheet/2/916/74ABT04-1541721.pdf...
  11. Y

    transforming phase slope into delay

    Hello Dana , so my LC has 38Mhz bandwidth. Suppose i want to enter a pulse with rise/fall time of 100ns. Which means the BW of the pulse is 3.5Mhz. I have simulated the pulse below and i got a delay of 5ns. Given this example How do i calculate this 5ns delay from the group delay of...
  12. Y

    transforming phase slope into delay

    Hello Dana ,by the definition of group delay group-delay=1.8degree/1MHz=1.8Mega degrees*seconds so if I put a pulse threw it, how do I know the time my pulse will be shifted , because the units are degrees*time
  13. Y

    transforming phase slope into delay

    Hello, a single LC cell was made to test delay.the phase increases linearly.how do i find the delay my square wave will get from this slope? my slope is 1.8 degrees for each 1Mhz. Thanks. ran
  14. Y

    variable voltage gate driver recomindation

    Hello FVM ,I have this configuration I used before. My load Is not TGA2590 but the UCC5304 VDD supply VDD pin. what current do i need to supply with this regulator according to UCC5304 ? 6A continues? Thanks...
  15. Y

    variable voltage gate driver recomindation

    Hello,I have this good component which coould drive 4A its output floating voltage shown below. The floating voltage is directly equals to its supply voltage. However is there a gate driver just like this where the output could be tuned by some pin resistor 🙂connection? Thanks...
See more

Part and Inventory Search

Back
Top