EDAboard.com Forum Index EDAboard.com
International Electronics Forum Center
 
   Rules  Recent posts  Digests  forum RSS  Attachments  
 FAQ   Search   Memberlist   Usergroups   Register 
 Profile   Log in to check your private messages   Log in 

ASIC Design Methodologies & Tools (Digital)
ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions
Moderator: Super Moderators

 Goto page Previous  1, 2, 3, 4, 5, 6, 7
Post new topic
Post new topic
    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Search:  
Mark all topics read
 Topics   Replies   Author   Views   Last Post 
This topic is locked: you cannot edit posts or make replies. Announcement: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!
 0 klug 1959 25 Mar 2007 9:41
klug
No new posts Need Interview questions for VLSI JOB hunters :)
 2 eda_wiz 654 30 Mar 2003 5:58
qlyus
No new posts PIC microprocessors
 5 Humungus 564 30 Mar 2003 5:50
qlyus
No new posts Searching for S*nOp*s*s DC
 0 tobik 301 29 Mar 2003 17:58
tobik
No new posts I/S/E4.1 vs I/S/E5.1
 11 hqqh 781 29 Mar 2003 14:48
Zerox100
No new posts Gnu Spice Program !!
 3 namelik 508 29 Mar 2003 7:53
pcking1972
No new posts S_Y_NO_P_SYS library db to lib conversion
 11 srisrisri 1060 29 Mar 2003 7:12
pcking1972
No new posts on-chip interconnect modeling
 0 div 407 28 Mar 2003 18:08
div
No new posts Mentor XlibCreator / XC6200
 2 danyxp 375 28 Mar 2003 3:13
danyxp
No new posts random implement verilog code
 2 openwindows 319 27 Mar 2003 7:48
CRiSP
No new posts Excellent Resources for VLSI Arithmetic
 1 FNK 422 26 Mar 2003 20:04
FNK
No new posts About vera ?
 0 netghost 306 26 Mar 2003 11:26
netghost
No new posts M/o/d/e/l/sim compiles q/u/a/r/tus apex20ke library error !
 0 GoodMan 350 24 Mar 2003 16:50
GoodMan
No new posts GALBlast Programmer
 6 Celtadevigo 1130 23 Mar 2003 6:51
ahgu
No new posts Why HVL ?
 2 eda_wiz 301 23 Mar 2003 5:26
rx300
No new posts how do the exponent algorithm implement in verilog?
 0 openwindows 266 23 Mar 2003 5:00
openwindows
No new posts a book about Asynchronous Circuit Design
 0 anerwa 578 22 Mar 2003 12:09
anerwa
No new posts Where to find C-model materials?
 0 Techseeker 249 22 Mar 2003 8:10
Techseeker
No new posts RETIMING Tutorial
 0 eda_wiz 594 22 Mar 2003 7:19
eda_wiz
No new posts Modelsim 5.7C was released
 0 leonqin 450 21 Mar 2003 15:11
leonqin
No new posts how do implement the algorithm in verilog?
 0 CRiSP 301 21 Mar 2003 11:16
CRiSP
No new posts syn Asic
 0 EcraZ 303 21 Mar 2003 10:29
EcraZ
No new posts how do implement the exponential algorithm in verilog?
 0 CRiSP 162 21 Mar 2003 5:32
CRiSP
No new posts What is Solo1400 ?
 1 StoppTidigare 205 20 Mar 2003 20:18
gnomix
No new posts How to do post-sim in modelsimSE with quartusII?
 2 GoodMan 269 20 Mar 2003 9:08
anwayy
No new posts how to verify a 32-bit full adder with testbench
 1 wildpig 279 19 Mar 2003 0:49
rfsystem
No new posts Strict Priority Scheduling
 0 CRiSP 200 18 Mar 2003 9:44
CRiSP
No new posts high speed fifo design
 9 CRiSP 844 18 Mar 2003 9:11
wintel
No new posts How to generate the testbench for signal process algorithim?
 6 fangll 543 18 Mar 2003 8:24
steshenko
No new posts Free HDL Tutor
 1 DrBELL 349 17 Mar 2003 16:17
archun
No new posts How to trends of MMIC and CMOS?
 0 elemoon 167 17 Mar 2003 14:54
elemoon
No new posts Design Doubt
 0 eda_wiz 259 17 Mar 2003 12:34
eda_wiz
No new posts FLI & PLI
 1 eda_wiz 299 16 Mar 2003 1:26
the_penetrator
No new posts EEPROM in ASIC
 1 myertas 231 15 Mar 2003 13:24
PowerEDA2003
No new posts pll skip clock
 4 kinysh 263 15 Mar 2003 1:25
kinysh
No new posts WIN NT or Linux for IC Design
 5 eda_wiz 441 14 Mar 2003 7:26
kinysh
No new posts need help with sdf annotaion in cadence ncverilog.
 2 hawk 528 14 Mar 2003 7:22
kinysh
No new posts Controller for Compact FLASH Memory Cards in Verilog HDL
 2 Aircraft Maniac 400 14 Mar 2003 7:19
kinysh
No new posts Priority Queues
 0 CRiSP 176 14 Mar 2003 4:25
CRiSP
No new posts Round robin scheduling for fair flow control in data communi
 4 CRiSP 654 14 Mar 2003 2:32
CRiSP
No new posts cygwin and modelsim
 4 eda_wiz 544 13 Mar 2003 16:45
radix
No new posts edif simulation in model/sim
 1 eda_wiz 253 13 Mar 2003 16:25
Phytex
No new posts royalties for 8051
 5 dd2001 630 13 Mar 2003 15:31
vsop
No new posts [ Poll ] POLL: Which HVL will win the race ?
 6 tahiti 463 13 Mar 2003 6:58
joe2moon
No new posts How to do post-sim in modelsim with quartusII?
 2 GoodMan 275 13 Mar 2003 2:51
linuxluo
No new posts what is an emulation unit exactly?
 3 patchquinn 192 13 Mar 2003 2:41
linuxluo
No new posts Have any TFT LCD driver analog circuit ??
 0 andy2000a 226 11 Mar 2003 3:08
andy2000a
No new posts boundary scan using synopsys
 0 proton 227 10 Mar 2003 21:33
proton
No new posts ANTRIM tools
 0 vaf20 177 09 Mar 2003 18:20
vaf20
No new posts "ASIC...the book" and "ASIC... the course&quo
 1 DeepIC 385 08 Mar 2003 10:51
Aircraft Maniac
No new posts WRED/WRR algorithm
 2 CRiSP 304 07 Mar 2003 8:07
CRiSP
No new posts Measuring power consumption on memory block
 2 kokmin 368 06 Mar 2003 17:28
rfsystem
No new posts difference between stray, parasitic and coupling capacitance
 2 srisrisri 371 06 Mar 2003 17:08
tlihu
No new posts Modelsim 5.6f?
 1 leonqin 567 06 Mar 2003 6:56
DongSun Park
No new posts Looking for verilog code for matrix multiplication
 0 Aircraft Maniac 374 05 Mar 2003 21:24
Aircraft Maniac
No new posts Cool Sites about PLL
 2 superluminal 575 04 Mar 2003 14:59
liuzhili
No new posts Anyone who can talk about HDL Lint tools?
 6 Max40W 777 04 Mar 2003 14:27
jiang
No new posts How do you run formal check on scan-inserted circuit?
 1 cyc 295 04 Mar 2003 9:44
mariaR
No new posts Any experienced user of Hercules, StarRCXT and Assura needed
 4 mariaR 734 04 Mar 2003 3:06
cdic
No new posts problem with upload pearl gui in rh8
 0 hawk 335 03 Mar 2003 14:21
hawk
No new posts any guideline about design reuse?
 5 etrobin 538 03 Mar 2003 11:00
ttspice
No new posts where can I find the basic design for test material?
 4 linuxluo 541 02 Mar 2003 12:37
linuxluo
No new posts opencores PCI bridge core
 0 it_boy 446 28 Feb 2003 17:27
it_boy
No new posts System-on-Chip Seminar_by_Cadence
 3 cracker 630 26 Feb 2003 13:43
cracker
No new posts [ Poll ] MIPS r4400(my first post)
 0 godsun 356 26 Feb 2003 11:26
godsun
No new posts Modelsim 5.7b was released!
 3 leonqin 1620 26 Feb 2003 10:25
ramesh
No new posts clock-tree-guideline
 0 topza 561 26 Feb 2003 9:27
topza
No new posts some tools references
 0 brass 339 25 Feb 2003 8:06
brass
No new posts Principles of Verilog PLI
 5 satya 898 24 Feb 2003 18:21
Nobody
This topic is locked: you cannot edit posts or make replies. Open Core Protocol Specification 1.0
 3 cjchang 555 24 Feb 2003 6:45
dykwai
No new posts pipe line (ppt)
 0 topza 503 24 Feb 2003 5:32
topza
This topic is locked: you cannot edit posts or make replies. Useful website for Synopsys and Cadence tool usage
 1 kokmin 422 24 Feb 2003 5:09
dzkcool
No new posts AreaPdp and IOC file
 0 niklar 154 23 Feb 2003 8:52
niklar
No new posts asic design flow help
 5 linuxluo 881 22 Feb 2003 12:46
yasonwang
No new posts SUNG 2000 india 2
 0 brass 285 21 Feb 2003 18:31
brass
No new posts Link to Papers from many Conferences
 0 hqqh 428 21 Feb 2003 12:54
hqqh
No new posts Advanced technology for SoC design
 2 smalloof 477 21 Feb 2003 8:44
smalloof
No new posts How to run my .cshrc shell automatically?
 6 dd2001 410 20 Feb 2003 22:35
moorhuhn
No new posts [ Poll ] Which HDL are you using?
 0 asicer 270 20 Feb 2003 20:27
asicer
No new posts Monte Carlo simulations: how many?
 3 Humungus 533 20 Feb 2003 13:41
bastos4321
No new posts High Performance Synthesis using Synopsys DC
 3 satya 455 20 Feb 2003 5:29
satya
No new posts on Verilog PLI
 0 asicer 478 19 Feb 2003 19:41
asicer
No new posts A Comparison of Hierarchical Compile Strategies
 1 siegfried 242 19 Feb 2003 14:10
zackwang
No new posts Verilog HDL Coding Guidelines
 0 satya 414 19 Feb 2003 13:19
satya
No new posts Digital Camera with JPEG, MPEG4, MP3 and 802.11
 1 netghost 604 19 Feb 2003 12:58
bravobravo
No new posts A Method for Easing the Complexity of Synthesis
 0 siegfried 222 19 Feb 2003 9:40
siegfried
No new posts where can I download workview or ECS about custom design?
 3 cmoscircuit 460 18 Feb 2003 4:31
cmoscircuit
No new posts Want to setup new user with quota 1G disk space, How?
 3 dd2001 285 17 Feb 2003 5:27
windflower
No new posts Need Help in VPI
 1 louie 268 16 Feb 2003 12:49
bravobravo
No new posts LOOKING FOR 68000 VERILOG BEHAVIORAL CODE
 1 jeleroy 321 16 Feb 2003 10:20
bravobravo
No new posts RTL styles for synthesis
 0 satya 429 16 Feb 2003 9:35
satya
No new posts self checking verification
 0 satya 276 16 Feb 2003 9:27
satya
No new posts where can I download workview or ECS?
 1 cmoscircuit 439 16 Feb 2003 9:26
bravobravo
No new posts white paper on Bus Functional Models
 0 satya 272 16 Feb 2003 9:22
satya
No new posts A useful whitepaper on Verification
 0 satya 267 16 Feb 2003 5:38
satya
No new posts vcsi 6.2 license setting
 1 darkslate 388 15 Feb 2003 18:14
roli
No new posts anyone has news about Cadence IC5.0 Linux version??
 2 gxcr 615 15 Feb 2003 4:39
bravobravo
No new posts debussy
 14 dada 1947 15 Feb 2003 4:02
bravobravo
No new posts Develop Bluetooth Transveiver
 2 dd2001 513 15 Feb 2003 0:24
cross
No new posts RDRAM Controller
 3 mami_hacky 385 14 Feb 2003 20:49
igorsat
No new posts Flat Multi-Million Gate ASIC Designs Usi
 0 bravobravo 206 14 Feb 2003 16:04
bravobravo
No new posts Managing Coverage: A Perspective
 0 bravobravo 295 14 Feb 2003 16:00
bravobravo
No new posts Need SiGe layout tutorial!
 0 dd2001 203 14 Feb 2003 16:00
dd2001
No new posts Looking for low-power digital IC expert and methodolody
 3 benben 486 14 Feb 2003 13:54
sunjimmy
No new posts It's about time (Cadence's white paper)
 0 joe2moon 216 14 Feb 2003 5:22
joe2moon
No new posts The NASA ASIC Guide
 2 clifftsai 710 14 Feb 2003 3:48
srik
No new posts VHDL reference guide from Synopsys
 1 gnomix 359 13 Feb 2003 20:44
FNK
No new posts a very good websites and its forum on cadence simulation
 4 byron 719 13 Feb 2003 14:19
srik
No new posts problem with using edatools?need help.
 4 H2O 819 13 Feb 2003 6:39
H2O
No new posts (pdf)ESD whitepaper
 0 bravobravo 315 13 Feb 2003 3:12
bravobravo
No new posts i need x***nx ise 4.1
 1 birrejas2002 336 12 Feb 2003 18:47
sc/mp
No new posts A/D/5/P-2/1/1/6/0's link-port architecture. ...
 1 patchquinn 296 12 Feb 2003 16:14
Jackal
No new posts Strange behavior of X-HDL
 6 joe2moon 763 11 Feb 2003 14:37
joe2moon
No new posts Who can tell me what difference of them? (VHDL)
 9 75 sinfocia 534 11 Feb 2003 13:15
dennisplus
No new posts vcsi 6.2
 0 darkslate 348 10 Feb 2003 18:29
darkslate
No new posts Analog Multiplexer
 5 superluminal 738 10 Feb 2003 10:29
RegUser_2
No new posts TFT timing controller: Frame rate control
 2 steak 603 10 Feb 2003 8:59
steak
No new posts EISA System Architecture
 0 ytliu1 267 10 Feb 2003 7:19
ytliu1
No new posts logic design
 1 uummcc 586 10 Feb 2003 4:29
leong
No new posts Help Needed
 0 guesswho 165 08 Feb 2003 21:29
guesswho
No new posts RLDRAM
 0 mami_hacky 201 08 Feb 2003 19:51
mami_hacky
No new posts Post Synopsys Synthesis Simulation Using ModelSim
 14 FNK 1227 08 Feb 2003 4:53
elektrom
No new posts duty cycle
 7 madmax 524 08 Feb 2003 0:17
elektrom
No new posts IEEE Article on VLSI Implemenatation
 0 nerv 366 07 Feb 2003 12:51
nerv
No new posts VLSI For Mobile Communications
 0 nerv 384 07 Feb 2003 12:49
nerv
No new posts AS*IC tech*nology mig*ration
 4 efundas 482 07 Feb 2003 5:50
efundas
No new posts IEEE 754 FPU
 0 eda_wiz 317 06 Feb 2003 16:39
eda_wiz
No new posts DMA design
 1 patchquinn 547 06 Feb 2003 15:52
papyaki
No new posts References from Indians needed
 0 bimbla 252 06 Feb 2003 15:04
bimbla
No new posts Streamlining the SoC Design Flow
 0 spweda 390 06 Feb 2003 7:43
spweda
No new posts VHDL to VERILOG Program !!
 3 namelik 548 06 Feb 2003 0:37
buzkiller
No new posts Open loop transfer simulation
 8 Humungus 474 05 Feb 2003 10:07
Humungus
No new posts ASIC Timing
 5 steve88 782 05 Feb 2003 7:21
steve88
No new posts use"clock enable " instead of gated clock ?
 3 bravobravo 477 04 Feb 2003 18:32
rx300
No new posts Synopsys ACS Scripts
 10 roli 955 04 Feb 2003 17:13
kwkam
No new posts Any screen capture tools to capture my waveform ?
 13 cin 648 04 Feb 2003 13:43
EDA_Master
No new posts Common situations encountered with Calibre LVS
 1 ljkong 299 04 Feb 2003 13:42
EDA_Master
No new posts psyn: phsical compier sold_2
 2 jobnom99 374 04 Feb 2003 13:40
EDA_Master
No new posts Platform Express Technical Backgrounder //Mentor
 1 ljkong 212 04 Feb 2003 13:37
EDA_Master
No new posts CalibreŽ Interactive Integration
 1 ljkong 499 04 Feb 2003 13:36
EDA_Master
No new posts Verilog2C++ Program !!
 4 namelik 1362 04 Feb 2003 13:35
EDA_Master
No new posts S