EDAboard.com Forum Index EDAboard.com
International Electronics Forum Center
 
   Rules  Recent posts  Digests  forum RSS  Attachments  
 FAQ   Search   Memberlist   Usergroups   Register 
 Profile   Log in to check your private messages   Log in 

ASIC Design Methodologies & Tools (Digital)
ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions
Moderator: Super Moderators

 Goto page Previous  1, 2, 3 ... 154, 155, 156 ... 271, 272, 273  Next
Jump to page:
Post new topic
Post new topic
    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Search:  
Mark all topics read
 Topics   Replies   Author   Views   Last Post 
This topic is locked: you cannot edit posts or make replies. Announcement: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!
 0 klug 2223 25 Mar 2007 9:41
klug
No new posts Fire n ICe
 0 p_shinde 66 30 Jun 2006 11:40
p_shinde
No new posts Cadence Silicon Essemble problem ....
 0 wls 99 30 Jun 2006 11:32
wls
No new posts Magma's tuturial Sharing...
 0 edacw1 237 30 Jun 2006 10:58
edacw1
No new posts machin requirement for "MEMORY COMPILER"
 2 shelkerahul 132 30 Jun 2006 3:31
zhustudio
No new posts SystemVerilog synthesizable subset - current vendor support?
 2 ed271828 204 29 Jun 2006 16:34
ed271828
No new posts Risc processor
 2 eelinker 165 29 Jun 2006 15:34
maksya
No new posts multibank operation of ddr controller
 6 bb13142 213 29 Jun 2006 8:53
sree205
No new posts Specific SoC Encounter Flow
 3 steven852 273 29 Jun 2006 8:24
amara
No new posts anything similar to MAGIC in linux to ANY TOOL IN WINDOWS
 3 rakesh_aadhimoolam 276 29 Jun 2006 4:14
gliss
No new posts Cadence Virtuoso ADE - Simulation and Plotting Help!
 0 aoshater 93 28 Jun 2006 21:51
aoshater
No new posts Sum-Product or Product-Sum, which is better?
 3 davyzhu 180 28 Jun 2006 19:08
eruisi
No new posts How to export flattened gds2 in Astro
 1 eruisi 114 28 Jun 2006 16:31
jackson_peng
No new posts block synthesis
 3 zhanch 195 28 Jun 2006 12:14
rameshsuthapalli
No new posts about mapping process in LEC ? help me.
 5 quan228228 198 28 Jun 2006 12:00
quan228228
No new posts Leapfrog and NCVHDL
 0 aomeen 90 28 Jun 2006 11:59
aomeen
No new posts pks tool
 1 p_shinde 147 28 Jun 2006 9:52
aravind
No new posts How to locate floating net / cell in the netlist?
 1 omid219 171 28 Jun 2006 7:45
omid219
No new posts can you help me explain how the setup & hold time is def
 0 newbie_1 144 28 Jun 2006 3:17
newbie_1
No new posts Error when writing SDF file in Astro
 3 eruisi 264 27 Jun 2006 18:08
eruisi
No new posts code handling
 0 mura_krish 114 27 Jun 2006 12:13
mura_krish
No new posts Interconnect length estimation and modelling??
 3 Resistance 138 27 Jun 2006 4:31
rajesh9999
No new posts Aout the percentage of the leakage power consumption!
 3 Thomson 111 27 Jun 2006 3:53
eternal_nan
No new posts WHAT IS DIFFERNCE BETWEEN DEF FORMAT AND GDS II FORMAT?
 2 manivannanrm 153 27 Jun 2006 3:49
rajesh9999
No new posts SoC Encounter Script
 2 steven852 171 27 Jun 2006 2:43
steven852
No new posts h.264 papers
 0 arunnarraj 180 26 Jun 2006 16:12
arunnarraj
No new posts .synopsys_dc.setup problem
 5 steven852 453 26 Jun 2006 13:36
dcreddy1980
No new posts How to place spare or Bonus Cells
 0 au_sun 81 26 Jun 2006 11:23
au_sun
No new posts Help--About the cost of one chip?
 1 Thomson 141 26 Jun 2006 11:11
hawk_chenbo
No new posts state changes
 3 jesuraj 222 26 Jun 2006 8:02
jesuraj
No new posts asic design
 7 shankar 384 26 Jun 2006 7:34
amara
No new posts Seem like Synopsys is going to promote SystemStudio.
 0 yuenkit 78 26 Jun 2006 5:27
yuenkit
No new posts memory tutorial
 2 sagar_echip 339 24 Jun 2006 11:37
the_risk_master
No new posts problem with vcd file
 11 ne.me.sis 981 24 Jun 2006 8:03
tinu90
No new posts Power Compiler and Prime power script
 2 spauls 264 24 Jun 2006 7:54
tinu90
No new posts Virtuoso - Export GDSII
 3 elektor 540 23 Jun 2006 17:36
siboy
No new posts negative slack
 8 p_shinde 408 23 Jun 2006 12:21
manivannanrm
No new posts how to synthesis multi-vdd moudle for low power design
 0 rickyice 87 23 Jun 2006 9:54
rickyice
No new posts How to specify particular cells?
 4 steven852 165 23 Jun 2006 8:42
jackson_peng
No new posts some information regarding SPYGLASS
 3 alpeshchokshi 294 23 Jun 2006 8:15
zhustudio
No new posts power swing in function cells
 0 deepalakshmi 90 23 Jun 2006 6:39
deepalakshmi
Post new topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) All times are GMT + 2 Hours
Goto page Previous  1, 2, 3 ... 154, 155, 156 ... 271, 272, 273  Next
Jump to page:
Page 155 of 273
Jump to:  
New posts New posts    No new posts No new posts    Announcement Announcement
New posts [ Popular ] New posts [ Popular ]    No new posts [ Popular ] No new posts [ Popular ]    <a href='promote/index.html' target='_blank'>Promote topic (-30 points)</a> Promote topic (-30 points)
New posts [ Locked ] New posts [ Locked ]    No new posts [ Locked ] No new posts [ Locked ]
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum
You cannot attach files in this forum
You cannot download files in this forum


While the administrators and moderators of EDABoard forum will pursue any attempt to remove or edit any generally objectionable material as quickly as possible, it is impossible to review every message. Therefore you acknowledge that all publications posted in this forums express the views and opinions of the author and not the administrators, moderators or webmaster (except for publications posted by themself) and hence will not be held liable. This site and the owner's are in no way legaly responsible for any of the uploaded files, or responsible in any way for any damage legal or electronic that is the result of the use of the uploaded files. Only demo & share/free ware software stored here. EDAboard is in NO WAY legaly responsible for any "linked to" or "mentioned files" that are in anyway altered from the orginal file specifications. EDAboard.com does not deliver any information about our users. EDAboard.com will, if required (Police, FBI, CBS asking), provide complete information (IP numbers, times, etc.) about any user who uploads illegal files or posted illegal content on public forum. User takes complete legal responsibility for all files and content uploaded or posted on forum! Illegal files will be removed immetiately after notice. Furthermore we will add them to our file-filter and notice moderators, so they can't be uploaded again. EDAboard.com is against software piracy or any kind of copyright infringement. Unfortunately some users don't respect our rules. We apologize for any kind of misuse of our service and promise to do our best to find and terminate abusive files. Just write an e-mail to administrator and give the exact links to the files
Abuse
Administrator
Moderators
forum RSS 
sitemap
Using phpBB engine © 2001, 2002 phpBB Group