Upload a file
Add an ads

ASIC Design Methodologies & Tools (Digital)


ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

tags: asic design, fpga asic, asic company, asic engineer, asic vlsi, asic vhdl, asic dsp, ,
Moderators: jimjim2k, Super Moderators

 Goto page Previous  1, 2, 3, ... 316, 317, 318  Next
Jump to page:
Post new topic
Post new topic
    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Search:  
Mark all topics read
 Topics   Replies   Author   Views   Last Post 
This topic is locked: you cannot edit posts or make replies. Announcement: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!
 0 klug 3795 25 Mar 2007 8:41
klug
No new posts how does the ICC calculate the EM problems??
 1 devop 114 01 Nov 2009 16:34
aliputa
No new posts 8 bit to 32 bit data conversion
 5 anjo_ca 228 31 Oct 2009 22:02
bepobalote
No new posts DFT explanation basic nomenclature
 3 Riffi 228 31 Oct 2009 19:56
shelby
No new posts what is Spare-cells ?where i can use those cells
 3 vamsi_addagada 243 31 Oct 2009 19:45
shelby
No new posts corner selection during dc synthesis
 1 zhonghan 63 31 Oct 2009 19:36
shelby
No new posts Flase_Path reports in DC/PT
 6 koppolu1981 135 31 Oct 2009 19:29
shelby
No new posts how to measure leakage current or leakage power using HSPICE
 0 zeroburn 66 31 Oct 2009 12:12
zeroburn
No new posts specman learning
 28 jigjack 3330 31 Oct 2009 7:23
pini_1
No new posts SystemC , Systemverilog , vera , specman...
[ Goto pageGoto page: 1, 2, 3 ] 		69 roadrunner 9479 31 Oct 2009 7:21
pini_1
No new posts 31-to-5 ROM encoder in digital logic
 0 kickbeer 48 30 Oct 2009 11:07
kickbeer
No new posts Help me on finding delay on cadence Spectre
 5 ramesh441 111 30 Oct 2009 11:06
ieropsaltic
No new posts DOUBT
 3 u.saravanan 78 30 Oct 2009 5:36
niravbhatt
No new posts About USB 3.0 or wireless USB
 4 edaboy123 126 30 Oct 2009 5:31
niravbhatt
No new posts Hardware Software co-verification methodology issue ?
 2 leeguoxian 90 30 Oct 2009 3:07
leeguoxian
No new posts Power map - how to generate within a block
 1 gon8042 75 29 Oct 2009 22:56
gon8042
No new posts power analysis of circuits using cadence virtuoso
 4 u.saravanan 153 29 Oct 2009 22:17
Jack// ani
No new posts NANOSIM - measuring power consumption help
 0 srpatel9 39 29 Oct 2009 10:33
srpatel9
No new posts fan-out fixing with higher drivver cell
 4 neetinsingh 138 29 Oct 2009 7:32
edaboy123
No new posts timing analysis - request for resources
 3 amit.dounde 150 29 Oct 2009 7:22
edaboy123
No new posts ASIC technology
 7 chuck_mg 492 29 Oct 2009 6:42
jagan.tr
No new posts SOC Encounter Help please
 1 raceman 225 29 Oct 2009 5:20
praneshcn
No new posts please help me in USB
 6 yang2008 378 28 Oct 2009 9:49
niravbhatt
No new posts Diffrence USB Host Controller & USB function Controller
 4 shobhitk 219 28 Oct 2009 9:35
niravbhatt
No new posts embedded systems = ASICS ???
 10 nwinkumar 345 28 Oct 2009 8:03
niravbhatt
No new posts i want different between USB and PCI
 11 vamsi_addagada 531 28 Oct 2009 7:59
niravbhatt
No new posts Verification IP
 9 shaikss 702 28 Oct 2009 7:52
niravbhatt
No new posts Implementation of 20 Bit Comparator
 0 usamaaslam1 96 28 Oct 2009 7:50
usamaaslam1
No new posts USB 3.0 and related to Extensible Host controller interface.
 1 rakeshrupan 198 28 Oct 2009 7:46
niravbhatt
No new posts Make Mobile Phone a USB HOST
 1 ceann 138 28 Oct 2009 7:43
niravbhatt
No new posts For USBians : http://www.usb.talk2experts.com
 0 niravbhatt 69 28 Oct 2009 6:32
niravbhatt
No new posts [ Poll ] Any question about USB 2.0 controller compliant to OTG 1.3
 0 niravbhatt 51 28 Oct 2009 6:03
niravbhatt
No new posts FUTURE VLSI ?
 18 raki31 1392 28 Oct 2009 5:38
niravbhatt
No new posts Boundary scan IEEE 1149 for Memory test
 1 sudarsv 123 27 Oct 2009 21:25
sudarsv
No new posts transition time reduction???
 4 neetinsingh 105 27 Oct 2009 18:56
neetinsingh
No new posts how to specify internal net as scanmode signal
 8 animotion 309 27 Oct 2009 18:41
cdic
No new posts simulator of network on chip
 0 xiwen 48 27 Oct 2009 12:05
xiwen
No new posts how to do a good placement in encounter
 7 egg 240 27 Oct 2009 10:41
egg
No new posts help regarding lamda based design rules
 1 sudheerprasad 132 27 Oct 2009 9:51
sanjanas
No new posts Instantiating a verilog model in VHDL, how to deal with para
 0 kel8157 30 27 Oct 2009 9:18
kel8157
No new posts synopsys design compiler -- commands to set test cases
 2 linny_chen 108 27 Oct 2009 9:01
linny_chen
Post new topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) All times are GMT + 1 Hour
Goto page Previous  1, 2, 3, ... 316, 317, 318  Next
Jump to page:
Page 2 of 318
Jump to:  
New posts New posts    No new posts No new posts    Announcement Announcement
New posts [ Popular ] New posts [ Popular ]    No new posts [ Popular ] No new posts [ Popular ]    <a href='promote/index.html' target='_blank'>Promote topic (-30 points)</a> Promote topic (-30 points)
New posts [ Locked ] New posts [ Locked ]    No new posts [ Locked ] No new posts [ Locked ]
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum
You cannot attach files in this forum
You cannot download files in this forum


Abuse || Administrator || Moderators || Support us || sitemap
While the administrators and moderators of EDABoard forum will pursue any attempt to remove or edit any generally objectionable material as quickly as possible, it is impossible to review every message. Therefore you acknowledge that all publications posted in this forums express the views and opinions of the author and not the administrators, moderators or webmaster (except for publications posted by themself) and hence will not be held liable. This site and the owner's are in no way legaly responsible for any of the uploaded files, or responsible in any way for any damage legal or electronic that is the result of the use of the uploaded files. Only demo & share/free ware software stored here. EDAboard is in NO WAY legaly responsible for any "linked to" or "mentioned files" that are in anyway altered from the orginal file specifications. EDAboard.com does not deliver any information about our users. EDAboard.com will, if required (Police, FBI, CBS asking), provide complete information (IP numbers, times, etc.) about any user who uploads illegal files or posted illegal content on public forum. User takes complete legal responsibility for all files and content uploaded or posted on forum! Illegal files will be removed immetiately after notice. Furthermore we will add them to our file-filter and notice moderators, so they can't be uploaded again. EDAboard.com is against software piracy or any kind of copyright infringement. Unfortunately some users don't respect our rules. We apologize for any kind of misuse of our service and promise to do our best to find and terminate abusive files. Just write an e-mail to administrator and give the exact links to the files
  c# programming     power electronics engineer     network adapter     cmos design     circuit board,     visual basic programming     power design     Diagrams     network services  
forum RSS 
Using phpBB engine © 2001, 2002 phpBB Group
Shop: opony