Upload a file
Add an ads

ASIC Design Methodologies & Tools (Digital)


ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

tags: asic design, fpga asic, asic company, asic engineer, asic vlsi, asic vhdl, asic dsp, ,
Moderators: jimjim2k, Super Moderators

 Goto page Previous  1, 2, 3 ... 300, 301, 302 ... 318, 319, 320  Next
Jump to page:
Post new topic
Post new topic
    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Search:  
Mark all topics read
 Topics   Replies   Author   Views   Last Post 
This topic is locked: you cannot edit posts or make replies. Announcement: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!
 0 klug 3858 25 Mar 2007 8:41
klug
No new posts SUN and IBM PC....which one is the best for layout design?
 26 k1gunner 3500 20 Oct 2003 11:48
gerryhsu
No new posts data organization in frame memory for video codec?
 0 firendchn 928 20 Oct 2003 4:25
firendchn
No new posts where is the ebook forum in elektroda?
 1 linuxluo 849 19 Oct 2003 8:10
rsam
No new posts How a subcontractor can obtain a contract?
 7 thecat 1289 18 Oct 2003 23:02
Mr.Cool
No new posts help wanted in M(at)gm@
 0 nozone 401 17 Oct 2003 7:34
nozone
This topic is locked: you cannot edit posts or make replies. Synopsys License manager SCL 1.1a?
 7 saho 1712 16 Oct 2003 11:37
roli
This topic is locked: you cannot edit posts or make replies. How can download Mag&ma softeare from its ftp???
 1 xiaoyoujun 878 15 Oct 2003 16:59
roli
No new posts Please help me: about SOC test
 2 I_test 541 15 Oct 2003 3:22
ic_design
No new posts What is iMOS and ZMOS transistor ?
 2 cin 1134 14 Oct 2003 23:31
flatulent
No new posts eBOOK on memory
 2 elecracker 995 14 Oct 2003 11:45
I_test
No new posts Sprint layout 4.0 new
 0 tekton 1006 13 Oct 2003 0:09
tekton
No new posts OTG transceiver
 5 auromira 1217 12 Oct 2003 22:44
rntsay
No new posts DFF and LATCH libraries needed for Cadence IC 5 composer
 0 gezzas525 635 11 Oct 2003 23:21
gezzas525
No new posts What's the difference between IC50 and IC5032 ?
 6 sunjimmy 1444 11 Oct 2003 21:34
godz
No new posts How to setup Laker3.5 env variable in .cshrc ????
 0 yuan911 631 10 Oct 2003 13:37
yuan911
No new posts need dyn(at)core & dyn(at)cell
 0 mars64 679 10 Oct 2003 10:11
mars64
No new posts Mentor EPD problem ! help!
 0 wpwang 733 09 Oct 2003 13:56
wpwang
No new posts Analog IP Develeopment- What you will ask for ?
 9 superluminal 1707 08 Oct 2003 16:10
sutapanaki
No new posts Post layout extraction
 2 mlxsae 822 07 Oct 2003 10:47
napong
No new posts deterministic jitter in HSpice
 2 crystal 1043 07 Oct 2003 4:37
cikyen
No new posts clock skew in Apollo
 2 zackwang 875 02 Oct 2003 21:09
hoteagle
No new posts BFM for Coldfire
 0 robotman 583 29 Sep 2003 22:14
robotman
No new posts IC50 Cadence
 11 wpwang 2532 29 Sep 2003 9:14
z81203
No new posts Hspice 2003.3 vs 2002.2
 13 okguy 3511 24 Sep 2003 10:38
andy2000a
No new posts who have random generator for spice simulation??
 0 andy2000a 710 24 Sep 2003 10:34
andy2000a
No new posts remote Hspice
 0 xirix 647 24 Sep 2003 9:15
xirix
No new posts removed
 1 efundas 728 22 Sep 2003 4:37
ramesh
No new posts about noise simulation
 3 vagary 993 20 Sep 2003 16:50
shiowjyh
No new posts need help on coreconnect plb slave ip interface design
 0 Raptor 505 20 Sep 2003 13:06
Raptor
No new posts Export a full complete LEF file from IC5.0
 1 cikyen 730 19 Sep 2003 18:31
CatKing
No new posts WFQ(weighted fair queuing )/SP(strict priority) algorithm
 1 CRiSP 726 19 Sep 2003 2:47
foster_cn
No new posts soc encounter training material
 2 eda_wiz 1441 18 Sep 2003 15:37
zackwang
No new posts tsmc18.10.2001-2-00 library license
 0 thecat 998 18 Sep 2003 15:27
thecat
No new posts M*nt*or EP* 3
 1 wpwang 925 15 Sep 2003 21:25
mlxsae
No new posts can share openvera assertion doc?
 0 linuxluo 685 15 Sep 2003 9:38
linuxluo
No new posts Vera workshop slides
 1 cyc 1114 14 Sep 2003 20:03
auromira
No new posts Who can share me some vera doc, especially some introduction
 9 atremp 2083 14 Sep 2003 19:56
auromira
No new posts How to do mixed-signal simulation with Cadence Affirma ?
 0 hoteagle 660 14 Sep 2003 14:19
hoteagle
No new posts About FTL and wear leveling
 1 Jerry Yau 588 14 Sep 2003 6:47
pbpb
No new posts difference between 5yn0psys D/F/T tools
 1 srisrisri 554 14 Sep 2003 3:10
linuxluo
Post new topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) All times are GMT + 1 Hour
Goto page Previous  1, 2, 3 ... 300, 301, 302 ... 318, 319, 320  Next
Jump to page:
Page 301 of 320
Jump to:  
New posts New posts    No new posts No new posts    Announcement Announcement
New posts [ Popular ] New posts [ Popular ]    No new posts [ Popular ] No new posts [ Popular ]    <a href='promote/index.html' target='_blank'>Promote topic (-30 points)</a> Promote topic (-30 points)
New posts [ Locked ] New posts [ Locked ]    No new posts [ Locked ] No new posts [ Locked ]
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum
You cannot attach files in this forum
You cannot download files in this forum


Abuse || Administrator || Moderators || Support us || sitemap
While the administrators and moderators of EDABoard forum will pursue any attempt to remove or edit any generally objectionable material as quickly as possible, it is impossible to review every message. Therefore you acknowledge that all publications posted in this forums express the views and opinions of the author and not the administrators, moderators or webmaster (except for publications posted by themself) and hence will not be held liable. This site and the owner's are in no way legaly responsible for any of the uploaded files, or responsible in any way for any damage legal or electronic that is the result of the use of the uploaded files. Only demo & share/free ware software stored here. EDAboard is in NO WAY legaly responsible for any "linked to" or "mentioned files" that are in anyway altered from the orginal file specifications. EDAboard.com does not deliver any information about our users. EDAboard.com will, if required (Police, FBI, CBS asking), provide complete information (IP numbers, times, etc.) about any user who uploads illegal files or posted illegal content on public forum. User takes complete legal responsibility for all files and content uploaded or posted on forum! Illegal files will be removed immetiately after notice. Furthermore we will add them to our file-filter and notice moderators, so they can't be uploaded again. EDAboard.com is against software piracy or any kind of copyright infringement. Unfortunately some users don't respect our rules. We apologize for any kind of misuse of our service and promise to do our best to find and terminate abusive files. Just write an e-mail to administrator and give the exact links to the files

forum RSS 
Using phpBB engine © 2001, 2002 phpBB Group
Shop: opony