Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xilinx ISE ROM memory error

Status
Not open for further replies.

lahrach

Full Member level 3
Joined
Feb 6, 2009
Messages
170
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,285
Ive defined for my project a Single-Port ROM, using the Block Memory Generator of ISE tools. It appears as part of my project, but i'm having a error message implementing my top module. wich says:

ERROR:HDLParsers:709 - "D:/Projects/Methode_Num_2/Test_BRAM_256X8_2/UART_RS232.vhd" Line 80. BRAM_256X8 is not an entity name

Here's my .vhd:

memory: entity work.memory_sin -- BRAM with the sin values
port map(
clka => clk,
addra => mem_addr,
douta => dout);
 

Luckily BRAM_256X8 is not only not an entity name, but it is also not a part of your post. Where does the BRAM_256X8 come from? I could guess, but sod that. Could you clarify? Kindly post the VHDL fragment that references this. That might help some. :)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top