luyunfei330
Newbie level 1
I'm fresh about verilog,please help me find out where the mistake is.
Code:
reset=1;
#10 @(posedge clk);
enable=1;
#30 @(posedge clk);
enable=0;
#100 $finish;
Last edited by a moderator: