Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The basic gate delay in FPGA(eg.xilinx virtex5,ps or ns )

Status
Not open for further replies.

wind_lee

Newbie level 1
Joined
Aug 13, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
fpga gate delay

hi all;
Recently,i do something about single inverter ring oscillate in FPga,but i don't kown the gate delay of Fpga.after reading some papers,i think the delay is about a few picoseconds,but i 'm not very sure about that.I'm very gratefull if you give me the exact answer!

Best regards
windlee
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top