Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question on oscillator

FreshmanNewbie

Full Member level 6
Joined
May 10, 2020
Messages
391
Helped
0
Reputation
0
Reaction score
2
Trophy points
18
Activity points
3,899
Can someone tell me what does one mean, when it is stated, "Some IC has "weak" pierce oscillators"?

What is the actually meaning when it one says a "weak pierce oscillator"?

Also, why is this configuration preferred when the pierce oscillator is weak?

What does this bias current do ? Does it make the oscillator strong?

The Resistor value is 4.7Meg

1715841964194.png
 
Without knowing the context it is impossible to give a specific answer but in general "weak" means low power. RTCC in particular are usually running continuously with battery backup so keeping current and therefore power consumption as low as possible is required. It implies the output of the oscillator is buffered if it has significant load but the buffer may be powered down if not needed at the time, for example when the RTCC has to run but whatever it drives is disabled or powered down. Typically, that schematic configuration is used where there is an inverter inside the device between X2 and X1 and the crystal with the capacitors provides the necessary frequency and phase shift to meet oscillation conditions. I would guess "Rbias" here is to provide a start-up kick or maybe hold the inverter in a mid logic state so it tries to behave in linear mode but its exact purpose would only be known to the device manufacturer.

Brian.
 

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top