Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Problem in Quartus II 9.0

Thread starter M.B.
Start date Aug 4, 2009

Status: Not open for further replies.

Aug 4, 2009

#1

M

M.B.

Member level 2

Hello to all,

Does the Quartus II tool have an option that permit to change the register value from Little Endian to Big Endian?

Thanks

Status: Not open for further replies.

Similar threads

A
Why wont Quartus Prime detect my FPGA?
- Started by AstarothJx
- Oct 14, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
B
Quartus II 13.1 - Web Edition pin assign window question
- Started by barnea10
- Dec 28, 2022
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
M
How to solve this issue of "No Hardware" in Quartus 13
- Started by MSAKARIM
- Sep 3, 2023
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
K
[SOLVED] Quartus : Including files
- Started by kvn0smnsn
- Nov 22, 2022
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top