Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[ARM] Problem Facing TIMER in LPC2148

Status
Not open for further replies.

Jayakumar.azetech

Newbie level 2
Joined
Oct 30, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
27
Hi

I am using the ARM LPC2148 --Timer, In this I am facing some issues as when ever MRO and MR1 matches it will triggers TCR and also i have enabled all the interrupt on match registers its working good.Whenever it matches the PR(Prescalar Reg) set and PC(Prescalar Counter) will enable @ the same time and TC should count the values. My problem is PC enable and disabled but TC doesn't get value (TC=0 all time) but in my case TC should increments its count.:?:

I want to enable all my match registers, and to order my value in match register.

for example,

User_Counter_Value(1);
User_Counter_Value(2000);
User_Counter_Value(50);
User_Counter_Value(1000);

this should hold the match register values as MRO=1, MR1=50, MR2=1000, MR3=2000. Not MRO=1, MR1=2000, MR2=50, MR3=1000

t.png
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top