Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Please explain tis circuit

Status
Not open for further replies.

sankalani2003

Banned
Joined
Oct 10, 2007
Messages
49
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Kandy,Sri Lanka
Activity points
0
Please explain this circuit.How transisters operate
i got model answer for this but cannot understand it.
it says two diodes are used to limit the input voltage to 1.2.
 

sankalani2003 said:
... simulation says two diodes are used to limit the input voltage to 1.2.
Yes, thats right, but not all :)..
It generate, triggered short time after all half sinus begin, a (100Hz)sawtooth signal with the UJT.
K.
 

The R4, R5, R6 and TR3 act as a constant current source to the capacitor, so that the voltage increasing over C1 is constant (not like a RC circuit where change in voltage over cap decreases as voltage increase).

TR1, and TR2 is just making the capacitor discharging when input voltage gets higher than a certain level (decided by voltage divider R1 and R2).

The UJT transistor just make a voltage spike when the cap is charged to a determined voltage.

Read here and here for more info about UJT's.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top