Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to know you synthesize your design in a better result?

Status
Not open for further replies.

feel_on_on

Full Member level 5
Joined
Apr 29, 2005
Messages
283
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,298
Activity points
3,208
when you have synthesized a design with Design Compiler ,then...

How to know you synthesize your design in a better result?
or how to know your synthesize result have neednot to imporve again ?
 

Re: How to know you synthesize your design in a better resul

The rule is: If your design meet constraints, it is good. Usually the need arises to improve the synthesis results, when the design fails to meet constraints. Then you will need to review may be the synthesis scripts/constraings, RTL or may be the architecture.
kr,
Avi
 

even if your design meets all constraints so not forget the area. many neglect this and put the max area constraint to 0.
this is a BIG mistake! larger blocks mean other blocks have no space, or that they have to be put far away which leads to long wires.

if your design meets all max transition, max capacitance and timing constraints (in this order!!!) notice the area then try to re-synthesize with say 75% of the area, notice your violations and reiterate.

this is all true if your synthesis time and your time are of no issue.

ND

https://asicdigitaldesign.wordpress.com
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top