Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to increase test coverage in TFT

Status
Not open for further replies.
can u elaborate the qn a while,,,
am confused at TFT
 

I'm getting a test coverage of 92.4% after transition fault pattern generation. How can I increase this coverage to 95% which is the requirement?
 

where did you pulse the clock, from internal or from external.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top