Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How do we match the timing of CLK and DQS signals in DDR3

Status
Not open for further replies.
H

hioyo

Advanced Member level 4
Full Member level 1
Joined
Aug 18, 2021
Messages
116
Helped
0
Reputation
0
Reaction score
2
Trophy points
18
Activity points
899
Dear Team,

May I do I match the timing of CLK and DQS signals in DDR3.
What are the things to be done in Layout.
Do I need to do anything in Firmware.

Regards
hari
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top