Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Harvard vs Von newman Structure

Status
Not open for further replies.

TuAtAu

Advanced Member level 4
Joined
May 22, 2011
Messages
119
Helped
9
Reputation
18
Reaction score
9
Trophy points
1,298
Location
Jupiital
Activity points
2,149
Hi guys,

Harvard Architecture Have 2 different bus , DATA and INSTRUCTION.

So in designing Harvard Architecture,
We want to separate the buses?

That's mean Instruction FETCH only read from Instruction Bus (never write) ;
DATA I/O Load/Store on read/write from DATA bus ;?

In the other word,
We need 2 memory elements(such as flash memory) to store our Instruction and Data separately?

Is it my statements is correct?
 

Hi guys,

Harvard Architecture Have 2 different bus , DATA and INSTRUCTION.

So in designing Harvard Architecture,
We want to separate the buses?

That's mean Instruction FETCH only read from Instruction Bus (never write) ;
DATA I/O Load/Store on read/write from DATA bus ;?

In the other word,
We need 2 memory elements(such as flash memory) to store our Instruction and Data separately?

Is it my statements is correct?

Yes, you can use one memory but two different locations for pointing.
 

    TuAtAu

    Points: 0
    Got it
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top