Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

FPGA resource utilization

Status
Not open for further replies.

niewolf

Newbie level 2
Joined
Dec 14, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,294
hello~
I met some problem when i use PlanAhead.
**broken link removed**

when i add a reconfigurable project and load my synthesized xxx.ngc file.
i've got these informations in PlanAhead.
can i obtain these informations after ISE Synthesize?
because i only could get informations about LUT from the synthesis report.
I can't find out the resource usage about the slice.
where can I find out slice usage from? the ngc file,the report, or by other methods?
 

HI
You can find SLICE usage in PAR report...
I hope it helps u
 

Hi, thanks about your reply.
But i want to know slice usage before PAR.
I create a planahead project, and it just need to perform synthesis.
I want to know the slice usage before I imported the ngc file.
is there any other methods to get the information???
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top