Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Double buffering Synchronisation

Status
Not open for further replies.

abhihegde

Newbie level 2
Joined
Aug 29, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,300
Hi All,

As we all know the most suggested method to avoid Metastabilty whenever there is a clock domain switching for a signal is Double synchronising. But so far i am not able to understand how does it really help ? I mean , yes as per the equation the MTBF gets reduced due to double buffering. But apart from the equation i dont see anything which is really convincing. I mean how does double synchronisatin reduces the possibility of Metastability condition itself ??

Can anybody put more light on this ??

Thanks in advance.
Abhijith
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top