Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In the abstract it clearly mentions - "OpenTimer works on industry
formats (e.g., .v, .spef, .lib, .sdc) and is designed to be parallel and
portable. " I don't find VHDL.
Moreover it comes from an American University, a country where Verilog is the dominant RTL language.
It is better to ask the author for details as I don't think this tool has industrial acceptance yet.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.