Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

DFT 1500 IP module testing

Status
Not open for further replies.
V

Varun124

Junior Member level 3
Junior Member level 3
Joined
Jul 3, 2019
Messages
28
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
224
Hi All,
I had a doubt in DFT 15000 testing. Let us consider this DFT 1500 is an IP and sits inside a module and this is the master module and it's controls the other module. Is there any integrated test for 1500 ip ( checking the scan connectivity for 1500 register) carried out. If so, can anyone explains generals procedure we should following. What are the role of 1500 controls signals like select, update capture? What state should clk be other than tck.
Thanks in advance
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top