Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Delay and VDD relationship

Status
Not open for further replies.
V

vvemuri

Newbie level 2
Joined
Nov 6, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
Why Delay increases when we decrease Vdd beside the fact that t=(c*deltaV)/I?
 

It is not a linear equation because we get an exponential curve when we plot Vc Vs t.
As Vc increases t decreases and vice versa.

Vc= Capacitor Voltage
 

Available I is about k'*(vdd-VT)^2, square law, while
dV only follows linearly and C very little.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top