Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DC Bias lost in EM Extract simulation AWR MWO

mjg_

Newbie
Joined
Jan 23, 2024
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
12
Hi!
I setted up a simulation with microstrip on a 4L process (PCB) to simulate an amplifier.
After simulation I wanted to do an EM Extract simulation. The transistor model that is used for the simulation is a spice model that needs a specific DC bias.
Therefore I setted the frequencies from 0 to 8 GHz and changed the transistor properties to "Use convolution if active".

If I simulate the DC bias point is not used and I always see a strange behaviour explainable because both DC sources (DCVS) output zero current (logged via annotations).

How can I set the DC bias in EM Extract mode?
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top