Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Data inversion in SystemVerilog/ verilog

Status
Not open for further replies.

KamleshMulchandani

Newbie level 3
Joined
Apr 26, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bangalore
Activity points
1,302
Hi ,
How can I verify data inversion feature in SV or Verilog .
Feature details :

If inversion =1'b1 ;
My data lets say is 4 , 8 , 67 , 45 .
should get inverted to 45 , 67 , 8 , 4 .

Thanks in advance .
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top