Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clock jitter on hold check

Status
Not open for further replies.

identical

Member level 1
Joined
Feb 10, 2015
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
225
Why doesn't clock jitter affect the hold check? Doesn't data have to be held stable after a given amount of time after a rising edge of the clock? If they leading clock edge arrives too late doesn't that mean it could violate the hold time.
 

what exactly are you calling clock jitter? because uncertainty clearly affects hold check.
 

Hold checks are done with the same clock edge for a given clock domain. Skew between source and destination clocks will definitely affect hold time calculations as the source and destination clocks, for the same edge, will arrive at slightly different times. Clock period jitter won't affect this arrival time at all. It instead affects the arrival of the next clock edge (setup edge).

I'd normally draw some timing diagrams to illustrate, but don't have the time.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top