Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
These are dual-purpose pins. They can be used as regular logic inputs or as dedicated inputs to the output enable cicrcuit, without consuming logic terms. The block diagrams in the device datasheet clearly show there connection capabilties. Many Xilinx CPLD have similar global OE pin functions, by the way. I don't see a particular relation to carry chains.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
