Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

analog design in cadence virutoso

Status
Not open for further replies.
G

gurudarshan

Newbie level 1
Joined
May 25, 2016
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
i tried of finding the power consumption in analog design of inverter in cadence virtuoso. but couldnt get it.can anyone suggest me how to find/ steps for finding the power consumption in analog design.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top