Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

about EPM240 high impedance output

Status
Not open for further replies.

Yoking

Newbie level 6
Joined
Mar 28, 2005
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,381
im now encounter a problem with EPM240 high impedance output,it seems like the io port has connected a low value R to the ground that drop down the voltage provided by other signal on the bus.

The circut is very simple.

and the verilog code is:
assign aup=adjlevel?1'b0:1'bz;
assign bdown=adjlevel?1'b1:1'bz;

aup is connecting to the 485 bus a line with a 3.3k resistor.
bdown is connecting to the 485 bus a line with a 3.3k resistor.

my intention is to set aup=1'b0 when adjlevel=1'b1,and aup=1'b1 when adjlevel=1'b0.

but when it is set with aup=1'bz, the EPM240 output pin has change the signal voltage that provided by the 485 bus.(meanning only the output pin,not the 485 a line voltage)

i have try other way by setting the output pin with oc function,but it cant work.

there are no design error in this circuit and it can achieve the desired result
The wave form in TDS1k2k_FP.bmp( 2V/DIV ) are the correct performance,but i cant reach this result.........

please help.........
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top